guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1,511 Commits 1 Branch 0 Tags
Commit Graph

813 Commits

Author SHA1 Message Date
Dario Nieuwenhuis
37ec0ab67d Use normalize for SBS->SYSCFG rename. 2024-04-28 23:44:57 +02:00
eZio Pan
e7ed894763 align PWR H50x to H5 2024-04-24 20:39:00 +08:00
Karun Koppula
1ab47a96b4 Update rcc config for l0 family tsc 2024-04-22 12:53:23 -04:00
Dario Nieuwenhuis
9db1729024
Merge pull request #468 from Systemscape/main 
Add DSIHOST support
 2024-04-17 10:08:21 +00:00
Dario Nieuwenhuis
0e2a82de8d
Merge pull request #456 from eZioPan/lptim 
rework on LPTIM
 2024-04-17 10:03:22 +00:00
Dion Dokter
50f329f131 Add opamp and rtc 2024-04-16 14:44:38 +02:00
JuliDi
f1e684e345
fix ltdc_v1.yaml bfcr wrong definition 2024-04-15 09:20:50 +02:00
JuliDi
804326f93f
add dsihost for u5 chip family 2024-04-15 09:20:50 +02:00
JuliDi
95ff92f362
remove DSISEL from other register ymls where it is not present 2024-04-15 09:20:50 +02:00
JuliDi
dd12c3787a
change DSIPHY to DSI_PHY for rcc_l4plus.yaml to match other families 2024-04-15 09:20:50 +02:00
Joël Schulz-Ansres
8ec40e422c
Add DSIHOST support 2024-04-15 09:19:55 +02:00
Dion Dokter
a4d4695635 Add aes, crc, tsc and comp 2024-04-14 02:01:06 +02:00
Dion Dokter
7b08f67dfb Add ADC which is basically the G0 adc but not really 2024-04-14 00:04:06 +02:00
Dion Dokter
a6ff95d7b6 Add the usbram yaml 2024-04-13 23:21:40 +02:00
eZio Pan
510f269a69 add lptim_v2b for u0 2024-04-13 23:36:32 +08:00
eZio Pan
0d43029663 lptim_v1 for l0 2024-04-13 23:27:11 +08:00
eZio Pan
d2fcff2e5e lptim_v1a for l4(no plus), f4, f7 2024-04-13 23:27:11 +08:00
eZio Pan
096616ceda lptim_v1b for l4+, g0, wb 2024-04-13 23:27:11 +08:00
eZio Pan
e90a3f9246 lptim_v1b_g4 for g4 2024-04-13 23:27:11 +08:00
eZio Pan
14301aa848 lptim_v1b_h7 for h7 2024-04-13 23:27:11 +08:00
eZio Pan
c3fb098274 lptim_v1c for l5 wl 2024-04-13 23:27:11 +08:00
eZio Pan
af7aefa4fe keep lptim_v2 and remove others 2024-04-13 23:26:04 +08:00
Dario Nieuwenhuis
d4a97f60b1 Add stm32u0. 2024-04-13 03:16:25 +02:00
Dario Nieuwenhuis
b1034db59a
Merge pull request #463 from MaxiluxSystems/feature/product-states 
flash_h50: add PRODUCT_STATE enum; improve a couple other fields
 2024-04-12 19:38:24 +00:00
Torin Cooper-Bennun
62b1ab50db flash_h50: rename BKSEL variants 2024-04-12 17:04:33 +01:00
Torin Cooper-Bennun
4df4f6840c flash_h50: plain bool for SWAP_BANK fields 2024-04-12 17:03:44 +01:00
Torin Cooper-Bennun
a0c7c136fa flash_h50: add PRODUCT_STATE enum 
the values are taken from the official HAL headers; I have only included
enum variants which are definitively mentioned in RM0492, excluding
other variants mentioned in the HAL headers
 2024-04-11 10:25:07 +01:00
Torin Cooper-Bennun
f60ad0d665 flash_h50: make _CUR registers read-only 2024-04-11 10:24:55 +01:00
Dario Nieuwenhuis
604890b9ba hsem: rename more MASTERID->COREID 2024-04-08 14:07:46 +02:00
Michael Zill
b782384611 Arrayfied IER, ICR, ISR and MISR 
IRQ registers have for all 4 variants the same name.
V1 - array size = 2 (2 cores)
V2 - array size = 1 (1 core)
V3 - array size = 2 (2 cores)
V4 - array size = 1 (1 core)

HSEM added to GHOST_PERIS
 2024-04-08 13:38:36 +02:00
Michael Zill
840e5ec5db Fixed length COREID in v1, v2 renamed MASTERID to COREID 2024-04-08 13:36:40 +02:00
Michael Zill
e029a55f7a Arrayfied v2, v3, v4 - removed enums, aligned yaml structure 
The following list shows the different hsem yaml versions and the coresponding chips.

    wba is on purpose not included at is complex and very different from the others which will
    also make the HSEM implementation in the HAL more complex. I leave this out for another PR.

    h747
    wb55

    h735
    h7b3
    h753v
    h753
    h743
    h743v

    wl5x_cm0p
    wl5x_cm4

    wle5
 2024-04-08 13:36:40 +02:00
Michael Zill
bde330f46e Fixed C1ICR, C2ICR read/write 2024-04-08 13:36:40 +02:00
Michael Zill
d1f1f4bfeb Arrayfied v1 and v8 - preliminary fix for missing HSEM in Cube XML 2024-04-08 13:36:40 +02:00
Michael Zill
44967f3776 Initial add 2024-04-08 13:36:40 +02:00
David Lawrence
bef34f5e8a Add 8 and 16 bit wide SPI data registers 2024-04-05 14:07:39 -04:00
David Lawrence
d258cf858d Split STM32G4 flash peripheral by device category 2024-04-05 12:10:59 -04:00
Dario Nieuwenhuis
73ab4d3f67
Merge pull request #451 from eZioPan/lptim-v2 
lptim v2
 2024-04-05 11:28:05 +00:00
eZio Pan
16b4fd12c1 merge lptim CCMR output and input 
move overlap to field level
 2024-04-05 15:01:07 +08:00
qff233
a2c4423ed5 Fix DMA enum 2024-04-05 13:07:24 +08:00
qff233
408a20839a Fix serial registers for stm32g4 serial:q 2024-04-05 12:58:59 +08:00
eZio Pan
f789074a4b merge input mode and output mode 2024-04-05 12:36:35 +08:00
qff233
9dfb42cd91 Fix ADC sample_time enum for stm32g4 2024-04-05 01:39:04 +08:00
qff233
cf5ab0f41b Fix ADC resolution enum for stm32g4 2024-04-05 01:13:23 +08:00
eZio Pan
d9625637f2 add lptim_v2a to chips.rs 2024-04-05 00:06:01 +08:00
eZio Pan
8b036d7f87 add enum 2024-04-04 23:47:06 +08:00
eZio Pan
c25b401647 extract lptim_v2a from l5 2024-04-04 23:40:12 +08:00
eZio Pan
029320446b add lptim to u5 wba 2024-04-04 23:29:48 +08:00
eZio Pan
59cb83596f add to chips.rs 2024-04-04 23:04:21 +08:00
eZio Pan
8bd35deb56 add enum 2024-04-04 23:04:21 +08:00