eZio Pan
|
7419be3902
|
make compile pass
|
2024-01-08 16:31:06 +08:00 |
|
Dario Nieuwenhuis
|
ee64389697
|
Rename HSI16 -> HSI
|
2023-10-22 22:32:08 +02:00 |
|
xoviat
|
c61495fd4e
|
rcc: more cleanup
|
2023-10-17 16:57:33 -05:00 |
|
xoviat
|
fb84c0ac55
|
rcc: fixup clock names and expand checking
|
2023-10-16 17:53:26 -05:00 |
|
xoviat
|
b9a89a1851
|
rcc: cleanup variants and rename ahb -> clk
|
2023-10-15 18:01:50 -05:00 |
|
xoviat
|
8b8686a852
|
rcc: more mux and enum cleanup
|
2023-10-15 10:37:36 -05:00 |
|
Dario Nieuwenhuis
|
e89b8cfc30
|
rcc: add PLL enums.
|
2023-10-09 02:44:42 +02:00 |
|
Dario Nieuwenhuis
|
6c73ffbd0b
|
rcc: make naming consistent between "mco" and "mcosel".
|
2023-10-07 00:46:19 +02:00 |
|
Dario Nieuwenhuis
|
86fb0cfc2f
|
chiptool fmt.
|
2023-09-16 02:34:03 +02:00 |
|
Dario Nieuwenhuis
|
1d97fa1f80
|
Some g0 reg fixups.
|
2023-01-17 18:37:22 +01:00 |
|
Dario Nieuwenhuis
|
1d5853be40
|
run chiptool fmt with new version that trims descriptions.
|
2022-04-08 01:17:53 +02:00 |
|
Matthew W. Samsonoff
|
57903f105d
|
stm32g0: add enums for RCC
|
2022-03-02 11:27:33 -05:00 |
|
Matthew W. Samsonoff
|
14a26e9edd
|
stm32g0: fix typo
|
2022-03-02 11:26:45 -05:00 |
|
Matthew W. Samsonoff
|
0f5292f20e
|
stm32g0: CCIPR2/USBSEL is two bits wide
|
2022-03-02 11:26:38 -05:00 |
|
Dario Nieuwenhuis
|
c2804abc9a
|
rcc: fix inconsistent naming.
|
2022-02-14 02:07:08 +01:00 |
|
Dario Nieuwenhuis
|
7b2df420ac
|
rcc: remove useless enums.
|
2022-02-14 00:26:46 +01:00 |
|
Dario Nieuwenhuis
|
61bca5a789
|
rcc/g0: add lots of missing bits
|
2022-01-24 02:13:53 +01:00 |
|
Dario Nieuwenhuis
|
11290fd274
|
rcc: make GPIOxEN/IOPxEN consistent.
|
2022-01-24 02:13:24 +01:00 |
|
Dario Nieuwenhuis
|
c6c5c099bb
|
fmt all register yamls
|
2021-11-17 21:23:26 +01:00 |
|
Dario Nieuwenhuis
|
8534ae884d
|
rcc: make GPIO EN/RST regs naming consistent.
|
2021-08-19 23:50:42 +02:00 |
|
Ben Gamari
|
f5808de749
|
Add RCC support for STM32G0
|
2021-08-19 15:54:36 +02:00 |
|