18 Commits

Author SHA1 Message Date
Dario Nieuwenhuis
e2c7a7eae0 rcc: fix tons of wrong muxes. 2024-02-16 00:11:14 +01:00
Dario Nieuwenhuis
8a3ad0b738 chiptool fmt. 2024-02-12 20:48:59 +01:00
Dario Nieuwenhuis
0c921dde2e Refactor RCC code to find more muxes.
Fixes #383
2024-02-10 02:40:36 +01:00
eZio Pan
7419be3902 make compile pass 2024-01-08 16:31:06 +08:00
Dario Nieuwenhuis
8f5fcae8c2 Fix QUADSPI RCC bit names. 2023-12-08 23:43:52 +01:00
Dario Nieuwenhuis
4ddcb77c9d rcc: rename NONE -> DISABLED 2023-10-23 00:30:16 +02:00
xoviat
8bd7ff51b0 rcc: expand checker to all chips 2023-10-18 21:01:57 -05:00
xoviat
c61495fd4e rcc: more cleanup 2023-10-17 16:57:33 -05:00
xoviat
b9a89a1851 rcc: cleanup variants and rename ahb -> clk 2023-10-15 18:01:50 -05:00
xoviat
8b8686a852 rcc: more mux and enum cleanup 2023-10-15 10:37:36 -05:00
xoviat
5d51e3b706 rcc: add more mux data 2023-10-14 17:20:25 -05:00
Dario Nieuwenhuis
e89b8cfc30 rcc: add PLL enums. 2023-10-09 02:44:42 +02:00
Dario Nieuwenhuis
6c73ffbd0b rcc: make naming consistent between "mco" and "mcosel". 2023-10-07 00:46:19 +02:00
Dario Nieuwenhuis
e701705d79 rcc: add MCOPRE enum for h5, h7. 2023-10-07 00:10:08 +02:00
Dario Nieuwenhuis
11256dc370 chiptool fmt. 2023-10-07 00:09:14 +02:00
Matt Ickstadt
60d034f9fa RCC: unify LSEDRV enum variant names and descriptions
Now the only differences are the series which have swapped medium low/high bits: F0, F3v2, F3, F7, and H7_RM0433.
2023-10-05 10:56:02 -05:00
Matt Ickstadt
32b3bd75ea H7: Fix LSEDRV bits of RM0433
Errata ES0392 2.2.14
2023-10-05 10:37:07 -05:00
Matt Ickstadt
568a7058a1 Create rcc_h7rm04ee.yaml as a copy of rcc_h7.yaml 2023-10-05 10:35:43 -05:00