319 Commits

Author SHA1 Message Date
Matous Hybl
bfc7856d75 Fix DCMI reset. 2021-11-10 17:31:06 +01:00
Dario Nieuwenhuis
6229ccf12a Merge pull request #99 from bobmcwhirter/u5supportmore
More support for STM32U5
2021-11-09 14:58:27 +01:00
Bob McWhirter
e09a3aa06e Update README for new python parser module. 2021-11-08 14:05:49 -05:00
Bob McWhirter
d2e9ef3622 U5 FLASH and RCC. 2021-11-08 13:48:03 -05:00
Bob McWhirter
46513a50f8 Further adjustment for U5. 2021-11-08 13:48:03 -05:00
Dario Nieuwenhuis
5984d8a712 Merge pull request #98 from embassy-rs/python-refactor
Cleanup python code
2021-11-05 19:30:36 +01:00
Dario Nieuwenhuis
c34409d6f8 Add analog pins for all analog peris, not just ADC 2021-11-05 19:18:58 +01:00
Dario Nieuwenhuis
8833e7a8df Add stub stm32f1 gpio parsing 2021-11-05 18:20:53 +01:00
Dario Nieuwenhuis
8b5f735c6d Remove duplicated gpio maps 2021-11-05 17:46:12 +01:00
Dario Nieuwenhuis
5cd5d2b110 Add back parsing for ADC pins. 2021-11-05 17:46:12 +01:00
Dario Nieuwenhuis
ffc40c718a Unify all docs under the docs key, sort them. 2021-11-05 17:46:11 +01:00
Dario Nieuwenhuis
ae9ff6f3a5 Simplify main parsing code, fix AF parsing missing stuff. 2021-11-05 02:23:38 +01:00
Dario Nieuwenhuis
5eb3c378ef Sort pins to make diffing easier. 2021-11-05 02:23:37 +01:00
Dario Nieuwenhuis
cf494447ff Ignore pins with broken names. Only Pxyy. 2021-11-05 00:39:36 +01:00
Dario Nieuwenhuis
ca3da1b2de Split python code in a few modules 2021-11-04 19:25:43 +01:00
Dario Nieuwenhuis
b645ff267c Merge pull request #97 from matoushybl/h7
Support for STM32H72x family.
2021-11-04 15:59:10 +01:00
Matous Hybl
6ef7659b9d Add support for H723 RCC differences. 2021-11-04 15:26:52 +01:00
Matous Hybl
dac1140b17 Fix pin names by removing pin functions in brackets. 2021-11-04 10:35:18 +01:00
Dario Nieuwenhuis
2e06408221 Merge pull request #96 from matoushybl/f7-support
Fix v1c ethernet definition.
2021-11-04 00:23:50 +01:00
Matous Hybl
3d7e46e6c9 Fix v1c ethernet definition. 2021-11-03 10:13:15 +01:00
Dario Nieuwenhuis
c40960c953 Merge pull request #95 from bobmcwhirter/weird_u5_headers
Weird u5 headers
2021-11-02 17:35:16 +01:00
Bob McWhirter
21f31372a6 Adjust the d script.
Extract some peripherals for U5.
Update parse.py for some U5 perculiarities.
2021-11-02 12:02:38 -04:00
Bob McWhirter
dc4a94e868 Parse out U5xx packages.
Avoid barfing if we're not yet parsing DMA, because we aren't for GPDMA.
2021-10-29 13:08:21 -04:00
Bob McWhirter
dca5886b25 Parse decimal in the form of '08U'.
Parse division such as FLASH_BANK_SIZE / FLASH_SOMETHING in defines.
2021-10-29 11:45:27 -04:00
Bob McWhirter
0358c950da Change d to just clone the -sources repository. 2021-10-28 13:48:36 -04:00
Dario Nieuwenhuis
09c1a7102a Merge pull request #93 from bgamari/wip/lptim
stm32g0: Add support for LPTIM peripherals
2021-10-26 17:57:15 +02:00
Ben Gamari
2f42ebcd2c Add support for LPTIM peripherals 2021-10-26 17:55:48 +02:00
Dario Nieuwenhuis
6bedd95ce1 Merge pull request #92 from matoushybl/f7-support
Initial support for STM32F767ZI.
2021-10-26 17:21:47 +02:00
Matous Hybl
2e1302c4e8 Support for STM32F767ZI and basic support for the rest of the family. 2021-10-25 10:38:28 +02:00
Ulf Lilleengen
a90f756dda Merge pull request #91 from topisani/main
feat: Add F1 SPI registers
2021-10-07 13:54:48 +02:00
Tobias Pisani
b8de47fa04 feat: Add F1 SPI registers 2021-10-06 20:51:27 +02:00
Dario Nieuwenhuis
6caf69650a Merge pull request #90 from mryndzionek/dev
Added AFIO block definition to STM32F103C8 chip
2021-09-27 16:04:27 +02:00
Mariusz Ryndzionek
9e6eff587c Correct AFIO support (code review request) 2021-09-27 15:35:29 +02:00
Dario Nieuwenhuis
fccbab0aae Merge pull request #89 from theunkn0wn1/feature/crc32
F4 CRC peripheral
2021-09-27 00:30:21 +02:00
Dario Nieuwenhuis
f6ce6dc36b CRC register cleanup 2021-09-27 00:26:24 +02:00
Joshua Salzedo
fb4d8b7033 Add CRC rules to parse.py 2021-09-26 15:09:45 -07:00
Joshua Salzedo
24dabf68e5 Add three distinct versions of CRC
- remove F4 specific version
2021-09-26 14:58:47 -07:00
Joshua Salzedo
a8a8b88661 add CRC32 peripheral for the F4 family 2021-09-24 16:59:18 -07:00
Dario Nieuwenhuis
9752672268 Merge pull request #88 from FrozenDroid/add-l4-flash
Add L4 flash register
2021-09-24 18:30:52 +02:00
Vincent Stakenburg
97fd020941 add l4 flash register 2021-09-24 16:45:59 +02:00
Vincent Stakenburg
f699571831 add l4 flash parse line 2021-09-24 16:45:17 +02:00
Dario Nieuwenhuis
e317d781d8 Merge pull request #87 from mryndzionek/stm32f1_support
Updated register mapping for STM32 F1 AFIO
2021-09-23 18:57:52 +02:00
Mariusz Ryndzionek
8dde100c15 Updated register mapping for STM32 F1 AFIO 2021-09-23 18:54:22 +02:00
Dario Nieuwenhuis
5dec590202 Merge pull request #85 from mryndzionek/stm32f1_support
Add initial register mapping for STM32 F1 AFIO and FLASH
2021-09-23 17:36:38 +02:00
Ulf Lilleengen
f1e7e9ef84 Merge pull request #86 from lulf/stm32l1-pwr-and-fix
Add PWR register block and fix RCC register block
2021-09-23 14:42:49 +02:00
Ulf Lilleengen
a302947e87 Add PWR register block and fix RCC register block 2021-09-23 14:40:59 +02:00
Mariusz Ryndzionek
fbea23bd00 Added missing FLASH registers (generated automatically) 2021-09-23 07:09:11 +02:00
Mariusz Ryndzionek
c0938c9102 Add initial register mapping for STM32 F1 AFIO and FLASH 2021-09-22 18:22:36 +02:00
Dario Nieuwenhuis
1d62ba5e14 Merge pull request #84 from lulf/l1-regs
L1 regs
2021-09-15 14:55:09 +02:00
Ulf Lilleengen
9f1bd7d0d0 Update chip yaml 2021-09-15 14:47:33 +02:00