xoviat
|
8b8686a852
|
rcc: more mux and enum cleanup
|
2023-10-15 10:37:36 -05:00 |
|
Dario Nieuwenhuis
|
e89b8cfc30
|
rcc: add PLL enums.
|
2023-10-09 02:44:42 +02:00 |
|
Dario Nieuwenhuis
|
6c73ffbd0b
|
rcc: make naming consistent between "mco" and "mcosel".
|
2023-10-07 00:46:19 +02:00 |
|
Dario Nieuwenhuis
|
11256dc370
|
chiptool fmt.
|
2023-10-07 00:09:14 +02:00 |
|
Matt Ickstadt
|
60d034f9fa
|
RCC: unify LSEDRV enum variant names and descriptions
Now the only differences are the series which have swapped medium low/high bits: F0, F3v2, F3, F7, and H7_RM0433.
|
2023-10-05 10:56:02 -05:00 |
|
Dario Nieuwenhuis
|
d6b0763327
|
More rcc cleanups.
|
2023-09-19 04:17:00 +02:00 |
|
Dario Nieuwenhuis
|
86fb0cfc2f
|
chiptool fmt.
|
2023-09-16 02:34:03 +02:00 |
|
Dario Nieuwenhuis
|
3f01ff4545
|
Remove enum_read, enum_write.
|
2023-06-28 22:36:19 +02:00 |
|
Dario Nieuwenhuis
|
c2804abc9a
|
rcc: fix inconsistent naming.
|
2022-02-14 02:07:08 +01:00 |
|
Dario Nieuwenhuis
|
7b2df420ac
|
rcc: remove useless enums.
|
2022-02-14 00:26:46 +01:00 |
|
Dario Nieuwenhuis
|
c6c5c099bb
|
fmt all register yamls
|
2021-11-17 21:23:26 +01:00 |
|
Matous Hybl
|
2e1302c4e8
|
Support for STM32F767ZI and basic support for the rest of the family.
|
2021-10-25 10:38:28 +02:00 |
|
Dario Nieuwenhuis
|
6af9f2c0d1
|
Add RCC for F3, F7, G4, H7AB, L1, L5, WB*, WL5, WLE
|
2021-08-19 19:13:30 +02:00 |
|