rcc: make GPIO EN/RST regs naming consistent.
This commit is contained in:
parent
3b6363dffb
commit
8534ae884d
@ -81,27 +81,27 @@ fieldset/AHBENR:
|
|||||||
description: CRC clock enable
|
description: CRC clock enable
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPAEN
|
- name: GPIOAEN
|
||||||
description: I/O port A clock enable
|
description: I/O port A clock enable
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBEN
|
- name: GPIOBEN
|
||||||
description: I/O port B clock enable
|
description: I/O port B clock enable
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCEN
|
- name: GPIOCEN
|
||||||
description: I/O port C clock enable
|
description: I/O port C clock enable
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDEN
|
- name: GPIODEN
|
||||||
description: I/O port D clock enable
|
description: I/O port D clock enable
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPEEN
|
- name: GPIOEEN
|
||||||
description: I/O port E clock enable
|
description: I/O port E clock enable
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFEN
|
- name: GPIOFEN
|
||||||
description: I/O port F clock enable
|
description: I/O port F clock enable
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -112,27 +112,27 @@ fieldset/AHBENR:
|
|||||||
fieldset/AHBRSTR:
|
fieldset/AHBRSTR:
|
||||||
description: AHB peripheral reset register
|
description: AHB peripheral reset register
|
||||||
fields:
|
fields:
|
||||||
- name: IOPARST
|
- name: GPIOARST
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBRST
|
- name: GPIOBRST
|
||||||
description: I/O port B reset
|
description: I/O port B reset
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCRST
|
- name: GPIOCRST
|
||||||
description: I/O port C reset
|
description: I/O port C reset
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDRST
|
- name: GPIODRST
|
||||||
description: I/O port D reset
|
description: I/O port D reset
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPERST
|
- name: GPIOERST
|
||||||
description: I/O port E reset
|
description: I/O port E reset
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFRST
|
- name: GPIOFRST
|
||||||
description: I/O port F reset
|
description: I/O port F reset
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
@ -77,46 +77,46 @@ fieldset/AHBENR:
|
|||||||
description: CRC clock enable
|
description: CRC clock enable
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPAEN
|
- name: GPIOAEN
|
||||||
description: I/O port A clock enable
|
description: I/O port A clock enable
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBEN
|
- name: GPIOBEN
|
||||||
description: I/O port B clock enable
|
description: I/O port B clock enable
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCEN
|
- name: GPIOCEN
|
||||||
description: I/O port C clock enable
|
description: I/O port C clock enable
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDEN
|
- name: GPIODEN
|
||||||
description: I/O port D clock enable
|
description: I/O port D clock enable
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFEN
|
- name: GPIOFEN
|
||||||
description: I/O port F clock enable
|
description: I/O port F clock enable
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/AHBRSTR:
|
fieldset/AHBRSTR:
|
||||||
description: AHB peripheral reset register
|
description: AHB peripheral reset register
|
||||||
fields:
|
fields:
|
||||||
- name: IOPARST
|
- name: GPIOARST
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBRST
|
- name: GPIOBRST
|
||||||
description: I/O port B reset
|
description: I/O port B reset
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCRST
|
- name: GPIOCRST
|
||||||
description: I/O port C reset
|
description: I/O port C reset
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDRST
|
- name: GPIODRST
|
||||||
description: I/O port D reset
|
description: I/O port D reset
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFRST
|
- name: GPIOFRST
|
||||||
description: I/O port F reset
|
description: I/O port F reset
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
@ -637,31 +637,31 @@ fieldset/APB2ENR:
|
|||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port A clock enable
|
description: I/O port A clock enable
|
||||||
name: IOPAEN
|
name: GPIOAEN
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port B clock enable
|
description: I/O port B clock enable
|
||||||
name: IOPBEN
|
name: GPIOBEN
|
||||||
- bit_offset: 4
|
- bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port C clock enable
|
description: I/O port C clock enable
|
||||||
name: IOPCEN
|
name: GPIOCEN
|
||||||
- bit_offset: 5
|
- bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port D clock enable
|
description: I/O port D clock enable
|
||||||
name: IOPDEN
|
name: GPIODEN
|
||||||
- bit_offset: 6
|
- bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port E clock enable
|
description: I/O port E clock enable
|
||||||
name: IOPEEN
|
name: GPIOEEN
|
||||||
- bit_offset: 7
|
- bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port F clock enable
|
description: I/O port F clock enable
|
||||||
name: IOPFEN
|
name: GPIOFEN
|
||||||
- bit_offset: 8
|
- bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port G clock enable
|
description: I/O port G clock enable
|
||||||
name: IOPGEN
|
name: GPIOGEN
|
||||||
- bit_offset: 9
|
- bit_offset: 9
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: ADC 1 interface clock enable
|
description: ADC 1 interface clock enable
|
||||||
@ -724,31 +724,31 @@ fieldset/APB2RSTR:
|
|||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port A reset
|
description: IO port A reset
|
||||||
name: IOPARST
|
name: GPIOARST
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port B reset
|
description: IO port B reset
|
||||||
name: IOPBRST
|
name: GPIOBRST
|
||||||
- bit_offset: 4
|
- bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port C reset
|
description: IO port C reset
|
||||||
name: IOPCRST
|
name: GPIOCRST
|
||||||
- bit_offset: 5
|
- bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port D reset
|
description: IO port D reset
|
||||||
name: IOPDRST
|
name: GPIODRST
|
||||||
- bit_offset: 6
|
- bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port E reset
|
description: IO port E reset
|
||||||
name: IOPERST
|
name: GPIOERST
|
||||||
- bit_offset: 7
|
- bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port F reset
|
description: IO port F reset
|
||||||
name: IOPFRST
|
name: GPIOFRST
|
||||||
- bit_offset: 8
|
- bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port G reset
|
description: IO port G reset
|
||||||
name: IOPGRST
|
name: GPIOGRST
|
||||||
- bit_offset: 9
|
- bit_offset: 9
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: ADC 1 interface reset
|
description: ADC 1 interface reset
|
||||||
|
@ -73,23 +73,23 @@ fieldset/AHBENR:
|
|||||||
description: CRC clock enable
|
description: CRC clock enable
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPAEN
|
- name: GPIOAEN
|
||||||
description: I/O port A clock enable
|
description: I/O port A clock enable
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBEN
|
- name: GPIOBEN
|
||||||
description: I/O port B clock enable
|
description: I/O port B clock enable
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCEN
|
- name: GPIOCEN
|
||||||
description: I/O port C clock enable
|
description: I/O port C clock enable
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDEN
|
- name: GPIODEN
|
||||||
description: I/O port D clock enable
|
description: I/O port D clock enable
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFEN
|
- name: GPIOFEN
|
||||||
description: I/O port F clock enable
|
description: I/O port F clock enable
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -108,23 +108,23 @@ fieldset/AHBENR:
|
|||||||
fieldset/AHBRSTR:
|
fieldset/AHBRSTR:
|
||||||
description: AHB peripheral reset register
|
description: AHB peripheral reset register
|
||||||
fields:
|
fields:
|
||||||
- name: IOPARST
|
- name: GPIOARST
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPBRST
|
- name: GPIOBRST
|
||||||
description: I/O port B reset
|
description: I/O port B reset
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPCRST
|
- name: GPIOCRST
|
||||||
description: I/O port C reset
|
description: I/O port C reset
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPDRST
|
- name: GPIODRST
|
||||||
description: I/O port D reset
|
description: I/O port D reset
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: IOPFRST
|
- name: GPIOFRST
|
||||||
description: I/O port F reset
|
description: I/O port F reset
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
@ -851,46 +851,46 @@ fieldset/IOPENR:
|
|||||||
- bit_offset: 0
|
- bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port A clock enable
|
description: I/O port A clock enable
|
||||||
name: IOPAEN
|
name: GPIOAEN
|
||||||
- bit_offset: 1
|
- bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port B clock enable
|
description: I/O port B clock enable
|
||||||
name: IOPBEN
|
name: GPIOBEN
|
||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port C clock enable
|
description: I/O port C clock enable
|
||||||
name: IOPCEN
|
name: GPIOCEN
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port D clock enable
|
description: I/O port D clock enable
|
||||||
name: IOPDEN
|
name: GPIODEN
|
||||||
- bit_offset: 5
|
- bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port F clock enable
|
description: I/O port F clock enable
|
||||||
name: IOPFEN
|
name: GPIOFEN
|
||||||
fieldset/IOPRSTR:
|
fieldset/IOPRSTR:
|
||||||
description: GPIO reset register
|
description: GPIO reset register
|
||||||
fields:
|
fields:
|
||||||
- bit_offset: 0
|
- bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
name: IOPARST
|
name: GPIOARST
|
||||||
- bit_offset: 1
|
- bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port B reset
|
description: I/O port B reset
|
||||||
name: IOPBRST
|
name: GPIOBRST
|
||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port C reset
|
description: I/O port C reset
|
||||||
name: IOPCRST
|
name: GPIOCRST
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port D reset
|
description: I/O port D reset
|
||||||
name: IOPDRST
|
name: GPIODRST
|
||||||
- bit_offset: 5
|
- bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port F reset
|
description: I/O port F reset
|
||||||
name: IOPFRST
|
name: GPIOFRST
|
||||||
fieldset/IOPSMENR:
|
fieldset/IOPSMENR:
|
||||||
description: GPIO in Sleep mode clock enable register
|
description: GPIO in Sleep mode clock enable register
|
||||||
fields:
|
fields:
|
||||||
|
@ -1486,54 +1486,54 @@ fieldset/IOPENR:
|
|||||||
- bit_offset: 0
|
- bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port A clock enable bit
|
description: IO port A clock enable bit
|
||||||
name: IOPAEN
|
name: GPIOAEN
|
||||||
- bit_offset: 1
|
- bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port B clock enable bit
|
description: IO port B clock enable bit
|
||||||
name: IOPBEN
|
name: GPIOBEN
|
||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port A clock enable bit
|
description: IO port A clock enable bit
|
||||||
name: IOPCEN
|
name: GPIOCEN
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port D clock enable bit
|
description: I/O port D clock enable bit
|
||||||
name: IOPDEN
|
name: GPIODEN
|
||||||
- bit_offset: 4
|
- bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: IO port E clock enable bit
|
description: IO port E clock enable bit
|
||||||
name: IOPEEN
|
name: GPIOEEN
|
||||||
- bit_offset: 7
|
- bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port H clock enable bit
|
description: I/O port H clock enable bit
|
||||||
name: IOPHEN
|
name: GPIOHEN
|
||||||
fieldset/IOPRSTR:
|
fieldset/IOPRSTR:
|
||||||
description: GPIO reset register
|
description: GPIO reset register
|
||||||
fields:
|
fields:
|
||||||
- bit_offset: 0
|
- bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
name: IOPARST
|
name: GPIOARST
|
||||||
- bit_offset: 1
|
- bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port B reset
|
description: I/O port B reset
|
||||||
name: IOPBRST
|
name: GPIOBRST
|
||||||
- bit_offset: 2
|
- bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port A reset
|
description: I/O port A reset
|
||||||
name: IOPCRST
|
name: GPIOCRST
|
||||||
- bit_offset: 3
|
- bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port D reset
|
description: I/O port D reset
|
||||||
name: IOPDRST
|
name: GPIODRST
|
||||||
- bit_offset: 4
|
- bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port E reset
|
description: I/O port E reset
|
||||||
name: IOPERST
|
name: GPIOERST
|
||||||
- bit_offset: 7
|
- bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
description: I/O port H reset
|
description: I/O port H reset
|
||||||
name: IOPHRST
|
name: GPIOHRST
|
||||||
fieldset/IOPSMEN:
|
fieldset/IOPSMEN:
|
||||||
description: GPIO clock enable in sleep mode register
|
description: GPIO clock enable in sleep mode register
|
||||||
fields:
|
fields:
|
||||||
|
@ -61,35 +61,35 @@ block/RCC:
|
|||||||
fieldset/AHBENR:
|
fieldset/AHBENR:
|
||||||
description: AHB peripheral clock enable register
|
description: AHB peripheral clock enable register
|
||||||
fields:
|
fields:
|
||||||
- name: GPIOPAEN
|
- name: GPIOAEN
|
||||||
description: IO port A clock enable
|
description: IO port A clock enable
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPBEN
|
- name: GPIOBEN
|
||||||
description: IO port B clock enable
|
description: IO port B clock enable
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPCEN
|
- name: GPIOCEN
|
||||||
description: IO port C clock enable
|
description: IO port C clock enable
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPDEN
|
- name: GPIODEN
|
||||||
description: IO port D clock enable
|
description: IO port D clock enable
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPEEN
|
- name: GPIOEEN
|
||||||
description: IO port E clock enable
|
description: IO port E clock enable
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPHEN
|
- name: GPIOHEN
|
||||||
description: IO port H clock enable
|
description: IO port H clock enable
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPFEN
|
- name: GPIOFEN
|
||||||
description: IO port F clock enable
|
description: IO port F clock enable
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: GPIOPGEN
|
- name: GPIOGEN
|
||||||
description: IO port G clock enable
|
description: IO port G clock enable
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
Loading…
x
Reference in New Issue
Block a user