242 lines
5.7 KiB
YAML
242 lines
5.7 KiB
YAML
---
|
|
block/SPDIFRX:
|
|
description: Receiver Interface
|
|
items:
|
|
- name: CR
|
|
description: Control register
|
|
byte_offset: 0
|
|
fieldset: CR
|
|
- name: IMR
|
|
description: Interrupt mask register
|
|
byte_offset: 4
|
|
fieldset: IMR
|
|
- name: SR
|
|
description: Status register
|
|
byte_offset: 8
|
|
access: Read
|
|
fieldset: SR
|
|
- name: IFCR
|
|
description: Interrupt Flag Clear register
|
|
byte_offset: 12
|
|
access: Write
|
|
fieldset: IFCR
|
|
- name: DR
|
|
description: Data input register
|
|
byte_offset: 16
|
|
access: Read
|
|
fieldset: DR
|
|
- name: CSR
|
|
description: Channel Status register
|
|
byte_offset: 20
|
|
access: Read
|
|
fieldset: CSR
|
|
- name: DIR
|
|
description: Debug Information register
|
|
byte_offset: 24
|
|
access: Read
|
|
fieldset: DIR
|
|
fieldset/CR:
|
|
description: Control register
|
|
fields:
|
|
- name: SPDIFEN
|
|
description: Peripheral Block Enable
|
|
bit_offset: 0
|
|
bit_size: 2
|
|
- name: RXDMAEN
|
|
description: Receiver DMA ENable for data flow
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: RXSTEO
|
|
description: STerEO Mode
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: DRFMT
|
|
description: RX Data format
|
|
bit_offset: 4
|
|
bit_size: 2
|
|
- name: PMSK
|
|
description: Mask Parity error bit
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: VMSK
|
|
description: Mask of Validity bit
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: CUMSK
|
|
description: Mask of channel status and user bits
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: PTMSK
|
|
description: Mask of Preamble Type bits
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: CBDMAEN
|
|
description: Control Buffer DMA ENable for control flow
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: CHSEL
|
|
description: Channel Selection
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: NBTR
|
|
description: Maximum allowed re-tries during synchronization phase
|
|
bit_offset: 12
|
|
bit_size: 2
|
|
- name: WFA
|
|
description: Wait For Activity
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: INSEL
|
|
description: input selection
|
|
bit_offset: 16
|
|
bit_size: 3
|
|
fieldset/CSR:
|
|
description: Channel Status register
|
|
fields:
|
|
- name: USR
|
|
description: User data information
|
|
bit_offset: 0
|
|
bit_size: 16
|
|
- name: CS
|
|
description: Channel A status information
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: SOB
|
|
description: Start Of Block
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
fieldset/DIR:
|
|
description: Debug Information register
|
|
fields:
|
|
- name: THI
|
|
description: Threshold HIGH
|
|
bit_offset: 0
|
|
bit_size: 13
|
|
- name: TLO
|
|
description: Threshold LOW
|
|
bit_offset: 16
|
|
bit_size: 13
|
|
fieldset/DR:
|
|
description: Data input register
|
|
fields:
|
|
- name: DR
|
|
description: Parity Error bit
|
|
bit_offset: 0
|
|
bit_size: 24
|
|
- name: PE
|
|
description: Parity Error bit
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: V
|
|
description: Validity bit
|
|
bit_offset: 25
|
|
bit_size: 1
|
|
- name: U
|
|
description: User bit
|
|
bit_offset: 26
|
|
bit_size: 1
|
|
- name: C
|
|
description: Channel Status bit
|
|
bit_offset: 27
|
|
bit_size: 1
|
|
- name: PT
|
|
description: Preamble Type
|
|
bit_offset: 28
|
|
bit_size: 2
|
|
fieldset/IFCR:
|
|
description: Interrupt Flag Clear register
|
|
fields:
|
|
- name: PERRCF
|
|
description: Clears the Parity error flag
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: OVRCF
|
|
description: Clears the Overrun error flag
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: SBDCF
|
|
description: Clears the Synchronization Block Detected flag
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: SYNCDCF
|
|
description: Clears the Synchronization Done flag
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
fieldset/IMR:
|
|
description: Interrupt mask register
|
|
fields:
|
|
- name: RXNEIE
|
|
description: RXNE interrupt enable
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: CSRNEIE
|
|
description: Control Buffer Ready Interrupt Enable
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: PERRIE
|
|
description: Parity error interrupt enable
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: OVRIE
|
|
description: Overrun error Interrupt Enable
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: SBLKIE
|
|
description: Synchronization Block Detected Interrupt Enable
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: SYNCDIE
|
|
description: Synchronization Done
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: IFEIE
|
|
description: Serial Interface Error Interrupt Enable
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
fieldset/SR:
|
|
description: Status register
|
|
fields:
|
|
- name: RXNE
|
|
description: Read data register not empty
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: CSRNE
|
|
description: Control Buffer register is not empty
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: PERR
|
|
description: Parity error
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: OVR
|
|
description: Overrun error
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: SBD
|
|
description: Synchronization Block Detected
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: SYNCD
|
|
description: Synchronization Done
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: FERR
|
|
description: Framing error
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: SERR
|
|
description: Synchronization error
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: TERR
|
|
description: Time-out error
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: WIDTH
|
|
description: Duration of 5 symbols counted with SPDIF_CLK
|
|
bit_offset: 16
|
|
bit_size: 15
|
|
array:
|
|
len: 1
|
|
stride: 0
|