699 lines
17 KiB
YAML
699 lines
17 KiB
YAML
---
|
|
block/FLASH:
|
|
description: Flash
|
|
items:
|
|
- name: ACR
|
|
description: Access control register
|
|
byte_offset: 0
|
|
fieldset: ACR
|
|
- name: PDKEYR
|
|
description: Power down key register
|
|
byte_offset: 4
|
|
access: Write
|
|
fieldset: PDKEYR
|
|
- name: NSKEYR
|
|
description: Flash non-secure key register
|
|
byte_offset: 8
|
|
access: Write
|
|
fieldset: NSKEYR
|
|
- name: SECKEYR
|
|
description: Flash secure key register
|
|
byte_offset: 12
|
|
access: Write
|
|
fieldset: SECKEYR
|
|
- name: OPTKEYR
|
|
description: Flash option key register
|
|
byte_offset: 16
|
|
access: Write
|
|
fieldset: OPTKEYR
|
|
- name: LVEKEYR
|
|
description: Flash low voltage key register
|
|
byte_offset: 20
|
|
access: Write
|
|
fieldset: LVEKEYR
|
|
- name: NSSR
|
|
description: Flash status register
|
|
byte_offset: 32
|
|
fieldset: NSSR
|
|
- name: SECSR
|
|
description: Flash status register
|
|
byte_offset: 36
|
|
fieldset: SECSR
|
|
- name: NSCR
|
|
description: Flash non-secure control register
|
|
byte_offset: 40
|
|
fieldset: NSCR
|
|
- name: SECCR
|
|
description: Flash secure control register
|
|
byte_offset: 44
|
|
fieldset: SECCR
|
|
- name: ECCR
|
|
description: Flash ECC register
|
|
byte_offset: 48
|
|
fieldset: ECCR
|
|
- name: OPTR
|
|
description: Flash option register
|
|
byte_offset: 64
|
|
fieldset: OPTR
|
|
- name: NSBOOTADD0R
|
|
description: Flash non-secure boot address 0 register
|
|
byte_offset: 68
|
|
access: Write
|
|
fieldset: NSBOOTADD0R
|
|
- name: NSBOOTADD1R
|
|
description: Flash non-secure boot address 1 register
|
|
byte_offset: 72
|
|
access: Write
|
|
fieldset: NSBOOTADD1R
|
|
- name: SECBOOTADD0R
|
|
description: FFlash secure boot address 0 register
|
|
byte_offset: 76
|
|
fieldset: SECBOOTADD0R
|
|
- name: SECWM1R1
|
|
description: Flash bank 1 secure watermak1 register
|
|
byte_offset: 80
|
|
fieldset: SECWM1R1
|
|
- name: SECWM1R2
|
|
description: Flash secure watermak1 register 2
|
|
byte_offset: 84
|
|
fieldset: SECWM1R2
|
|
- name: WRP1AR
|
|
description: Flash Bank 1 WRP area A address register
|
|
byte_offset: 88
|
|
fieldset: WRP1AR
|
|
- name: WRP1BR
|
|
description: Flash Bank 1 WRP area B address register
|
|
byte_offset: 92
|
|
fieldset: WRP1BR
|
|
- name: SECWM2R1
|
|
description: Flash secure watermak2 register
|
|
byte_offset: 96
|
|
fieldset: SECWM2R1
|
|
- name: SECWM2R2
|
|
description: Flash secure watermak2 register2
|
|
byte_offset: 100
|
|
fieldset: SECWM2R2
|
|
- name: WRP2AR
|
|
description: Flash WPR2 area A address register
|
|
byte_offset: 104
|
|
fieldset: WRP2AR
|
|
- name: WRP2BR
|
|
description: Flash WPR2 area B address register
|
|
byte_offset: 108
|
|
fieldset: WRP2BR
|
|
- name: SECBB1R1
|
|
description: FLASH secure block based bank 1 register
|
|
byte_offset: 128
|
|
fieldset: SECBB1R1
|
|
- name: SECBB1R2
|
|
description: FLASH secure block based bank 1 register
|
|
byte_offset: 132
|
|
fieldset: SECBB1R2
|
|
- name: SECBB1R3
|
|
description: FLASH secure block based bank 1 register
|
|
byte_offset: 136
|
|
fieldset: SECBB1R3
|
|
- name: SECBB1R4
|
|
description: FLASH secure block based bank 1 register
|
|
byte_offset: 140
|
|
fieldset: SECBB1R4
|
|
- name: SECBB2R1
|
|
description: FLASH secure block based bank 2 register
|
|
byte_offset: 160
|
|
fieldset: SECBB2R1
|
|
- name: SECBB2R2
|
|
description: FLASH secure block based bank 2 register
|
|
byte_offset: 164
|
|
fieldset: SECBB2R2
|
|
- name: SECBB2R3
|
|
description: FLASH secure block based bank 2 register
|
|
byte_offset: 168
|
|
fieldset: SECBB2R3
|
|
- name: SECBB2R4
|
|
description: FLASH secure block based bank 2 register
|
|
byte_offset: 172
|
|
fieldset: SECBB2R4
|
|
- name: SECHDPCR
|
|
description: FLASH secure HDP control register
|
|
byte_offset: 192
|
|
fieldset: SECHDPCR
|
|
- name: PRIVCFGR
|
|
description: Power privilege configuration register
|
|
byte_offset: 196
|
|
fieldset: PRIVCFGR
|
|
fieldset/ACR:
|
|
description: Access control register
|
|
fields:
|
|
- name: LATENCY
|
|
description: Latency
|
|
bit_offset: 0
|
|
bit_size: 4
|
|
- name: RUN_PD
|
|
description: Flash Power-down mode during Low-power run mode
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: SLEEP_PD
|
|
description: Flash Power-down mode during Low-power sleep mode
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: LVEN
|
|
description: LVEN
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/ECCR:
|
|
description: Flash ECC register
|
|
fields:
|
|
- name: ADDR_ECC
|
|
description: ECC fail address
|
|
bit_offset: 0
|
|
bit_size: 19
|
|
- name: BK_ECC
|
|
description: BK_ECC
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: SYSF_ECC
|
|
description: SYSF_ECC
|
|
bit_offset: 22
|
|
bit_size: 1
|
|
- name: ECCIE
|
|
description: ECC correction interrupt enable
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: ECCC2
|
|
description: ECCC2
|
|
bit_offset: 28
|
|
bit_size: 1
|
|
- name: ECCD2
|
|
description: ECCD2
|
|
bit_offset: 29
|
|
bit_size: 1
|
|
- name: ECCC
|
|
description: ECC correction
|
|
bit_offset: 30
|
|
bit_size: 1
|
|
- name: ECCD
|
|
description: ECC detection
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/LVEKEYR:
|
|
description: Flash low voltage key register
|
|
fields:
|
|
- name: LVEKEYR
|
|
description: LVEKEYR
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/NSBOOTADD0R:
|
|
description: Flash non-secure boot address 0 register
|
|
fields:
|
|
- name: NSBOOTADD0
|
|
description: NSBOOTADD0
|
|
bit_offset: 7
|
|
bit_size: 25
|
|
fieldset/NSBOOTADD1R:
|
|
description: Flash non-secure boot address 1 register
|
|
fields:
|
|
- name: NSBOOTADD1
|
|
description: NSBOOTADD1
|
|
bit_offset: 7
|
|
bit_size: 25
|
|
fieldset/NSCR:
|
|
description: Flash non-secure control register
|
|
fields:
|
|
- name: NSPG
|
|
description: NSPG
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: NSPER
|
|
description: NSPER
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: NSMER1
|
|
description: NSMER1
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: NSPNB
|
|
description: NSPNB
|
|
bit_offset: 3
|
|
bit_size: 7
|
|
- name: NSBKER
|
|
description: NSBKER
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: NSMER2
|
|
description: NSMER2
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: NSSTRT
|
|
description: Options modification start
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: OPTSTRT
|
|
description: Options modification start
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: NSEOPIE
|
|
description: NSEOPIE
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: NSERRIE
|
|
description: NSERRIE
|
|
bit_offset: 25
|
|
bit_size: 1
|
|
- name: OBL_LAUNCH
|
|
description: Force the option byte loading
|
|
bit_offset: 27
|
|
bit_size: 1
|
|
- name: OPTLOCK
|
|
description: Options Lock
|
|
bit_offset: 30
|
|
bit_size: 1
|
|
- name: NSLOCK
|
|
description: NSLOCK
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/NSKEYR:
|
|
description: Flash non-secure key register
|
|
fields:
|
|
- name: NSKEYR
|
|
description: NSKEYR
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/NSSR:
|
|
description: Flash status register
|
|
fields:
|
|
- name: NSEOP
|
|
description: NSEOP
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: NSOPERR
|
|
description: NSOPERR
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: NSPROGERR
|
|
description: NSPROGERR
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: NSWRPERR
|
|
description: NSWRPERR
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: NSPGAERR
|
|
description: NSPGAERR
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: NSSIZERR
|
|
description: NSSIZERR
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: NSPGSERR
|
|
description: NSPGSERR
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: OPTWERR
|
|
description: OPTWERR
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: OPTVERR
|
|
description: OPTVERR
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: NSBSY
|
|
description: NSBusy
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
fieldset/OPTKEYR:
|
|
description: Flash option key register
|
|
fields:
|
|
- name: OPTKEYR
|
|
description: OPTKEYR
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/OPTR:
|
|
description: Flash option register
|
|
fields:
|
|
- name: RDP
|
|
description: Read protection level
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: BOR_LEV
|
|
description: BOR reset Level
|
|
bit_offset: 8
|
|
bit_size: 3
|
|
- name: nRST_STOP
|
|
description: nRST_STOP
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: nRST_STDBY
|
|
description: nRST_STDBY
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: nRST_SHDW
|
|
description: nRST_SHDW
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: IWDG_SW
|
|
description: Independent watchdog selection
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: IWDG_STOP
|
|
description: Independent watchdog counter freeze in Stop mode
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: IWDG_STDBY
|
|
description: Independent watchdog counter freeze in Standby mode
|
|
bit_offset: 18
|
|
bit_size: 1
|
|
- name: WWDG_SW
|
|
description: Window watchdog selection
|
|
bit_offset: 19
|
|
bit_size: 1
|
|
- name: SWAP_BANK
|
|
description: SWAP_BANK
|
|
bit_offset: 20
|
|
bit_size: 1
|
|
- name: DB256K
|
|
description: DB256K
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: DBANK
|
|
description: DBANK
|
|
bit_offset: 22
|
|
bit_size: 1
|
|
- name: SRAM2_PE
|
|
description: SRAM2 parity check enable
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: SRAM2_RST
|
|
description: SRAM2 Erase when system reset
|
|
bit_offset: 25
|
|
bit_size: 1
|
|
- name: nSWBOOT0
|
|
description: nSWBOOT0
|
|
bit_offset: 26
|
|
bit_size: 1
|
|
- name: nBOOT0
|
|
description: nBOOT0
|
|
bit_offset: 27
|
|
bit_size: 1
|
|
- name: PA15_PUPEN
|
|
description: PA15_PUPEN
|
|
bit_offset: 28
|
|
bit_size: 1
|
|
- name: TZEN
|
|
description: TZEN
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/PDKEYR:
|
|
description: Power down key register
|
|
fields:
|
|
- name: PDKEYR
|
|
description: RUN_PD in FLASH_ACR key
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/PRIVCFGR:
|
|
description: Power privilege configuration register
|
|
fields:
|
|
- name: PRIV
|
|
description: PRIV
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
fieldset/SECBB1R1:
|
|
description: FLASH secure block based bank 1 register
|
|
fields:
|
|
- name: SECBB1
|
|
description: SECBB1
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB1R2:
|
|
description: FLASH secure block based bank 1 register
|
|
fields:
|
|
- name: SECBB1
|
|
description: SECBB1
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB1R3:
|
|
description: FLASH secure block based bank 1 register
|
|
fields:
|
|
- name: SECBB1
|
|
description: SECBB1
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB1R4:
|
|
description: FLASH secure block based bank 1 register
|
|
fields:
|
|
- name: SECBB1
|
|
description: SECBB1
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB2R1:
|
|
description: FLASH secure block based bank 2 register
|
|
fields:
|
|
- name: SECBB2
|
|
description: SECBB2
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB2R2:
|
|
description: FLASH secure block based bank 2 register
|
|
fields:
|
|
- name: SECBB2
|
|
description: SECBB2
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB2R3:
|
|
description: FLASH secure block based bank 2 register
|
|
fields:
|
|
- name: SECBB2
|
|
description: SECBB2
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBB2R4:
|
|
description: FLASH secure block based bank 2 register
|
|
fields:
|
|
- name: SECBB2
|
|
description: SECBB2
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECBOOTADD0R:
|
|
description: FFlash secure boot address 0 register
|
|
fields:
|
|
- name: BOOT_LOCK
|
|
description: BOOT_LOCK
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SECBOOTADD0
|
|
description: SECBOOTADD0
|
|
bit_offset: 7
|
|
bit_size: 25
|
|
fieldset/SECCR:
|
|
description: Flash secure control register
|
|
fields:
|
|
- name: SECPG
|
|
description: SECPG
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SECPER
|
|
description: SECPER
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: SECMER1
|
|
description: SECMER1
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: SECPNB
|
|
description: SECPNB
|
|
bit_offset: 3
|
|
bit_size: 7
|
|
- name: SECBKER
|
|
description: SECBKER
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: SECMER2
|
|
description: SECMER2
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: SECSTRT
|
|
description: SECSTRT
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: SECEOPIE
|
|
description: SECEOPIE
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: SECERRIE
|
|
description: SECERRIE
|
|
bit_offset: 25
|
|
bit_size: 1
|
|
- name: SECRDERRIE
|
|
description: SECRDERRIE
|
|
bit_offset: 26
|
|
bit_size: 1
|
|
- name: SECINV
|
|
description: SECINV
|
|
bit_offset: 29
|
|
bit_size: 1
|
|
- name: SECLOCK
|
|
description: SECLOCK
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/SECHDPCR:
|
|
description: FLASH secure HDP control register
|
|
fields:
|
|
- name: HDP1_ACCDIS
|
|
description: HDP1_ACCDIS
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: HDP2_ACCDIS
|
|
description: HDP2_ACCDIS
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
fieldset/SECKEYR:
|
|
description: Flash secure key register
|
|
fields:
|
|
- name: SECKEYR
|
|
description: SECKEYR
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SECSR:
|
|
description: Flash status register
|
|
fields:
|
|
- name: SECEOP
|
|
description: SECEOP
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SECOPERR
|
|
description: SECOPERR
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: SECPROGERR
|
|
description: SECPROGERR
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: SECWRPERR
|
|
description: SECWRPERR
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: SECPGAERR
|
|
description: SECPGAERR
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: SECSIZERR
|
|
description: SECSIZERR
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: SECPGSERR
|
|
description: SECPGSERR
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: SECRDERR
|
|
description: Secure read protection error
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: SECBSY
|
|
description: SECBusy
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
fieldset/SECWM1R1:
|
|
description: Flash bank 1 secure watermak1 register
|
|
fields:
|
|
- name: SECWM1_PSTRT
|
|
description: SECWM1_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: SECWM1_PEND
|
|
description: SECWM1_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
fieldset/SECWM1R2:
|
|
description: Flash secure watermak1 register 2
|
|
fields:
|
|
- name: PCROP1_PSTRT
|
|
description: PCROP1_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: PCROP1EN
|
|
description: PCROP1EN
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: HDP1_PEND
|
|
description: HDP1_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
- name: HDP1EN
|
|
description: HDP1EN
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/SECWM2R1:
|
|
description: Flash secure watermak2 register
|
|
fields:
|
|
- name: SECWM2_PSTRT
|
|
description: SECWM2_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: SECWM2_PEND
|
|
description: SECWM2_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
fieldset/SECWM2R2:
|
|
description: Flash secure watermak2 register2
|
|
fields:
|
|
- name: PCROP2_PSTRT
|
|
description: PCROP2_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: PCROP2EN
|
|
description: PCROP2EN
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: HDP2_PEND
|
|
description: HDP2_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
- name: HDP2EN
|
|
description: HDP2EN
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/WRP1AR:
|
|
description: Flash Bank 1 WRP area A address register
|
|
fields:
|
|
- name: WRP1A_PSTRT
|
|
description: WRP1A_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: WRP1A_PEND
|
|
description: WRP1A_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
fieldset/WRP1BR:
|
|
description: Flash Bank 1 WRP area B address register
|
|
fields:
|
|
- name: WRP1B_PSTRT
|
|
description: WRP1B_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: WRP1B_PEND
|
|
description: WRP1B_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
fieldset/WRP2AR:
|
|
description: Flash WPR2 area A address register
|
|
fields:
|
|
- name: WRP2A_PSTRT
|
|
description: WRP2A_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: WRP2A_PEND
|
|
description: WRP2A_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|
|
fieldset/WRP2BR:
|
|
description: Flash WPR2 area B address register
|
|
fields:
|
|
- name: WRP2B_PSTRT
|
|
description: WRP2B_PSTRT
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: WRP2B_PEND
|
|
description: WRP2B_PEND
|
|
bit_offset: 16
|
|
bit_size: 7
|