Andres Vahter
|
6efff79ad8
|
aes: rm AES from IVR description
|
2023-09-07 21:20:36 +03:00 |
|
Andres Vahter
|
8d1896c4e0
|
aes_u5.yaml: remove wrong fields
|
2023-09-07 20:54:49 +03:00 |
|
Andres Vahter
|
b6da305f85
|
rm aes_g081.yaml, it is now same as aes_v2.yaml.
|
2023-09-07 20:37:56 +03:00 |
|
Andres Vahter
|
34fec9129a
|
aes_g081: rm unknow regs
Those registers are not mentioned in RM0444 AES register map.
|
2023-09-07 20:37:08 +03:00 |
|
Andres Vahter
|
37a93d4627
|
aes: make all yamls as similar as possible
|
2023-09-07 20:33:11 +03:00 |
|
Andres Vahter
|
9a56721608
|
add unmodified AES yamls
|
2023-09-07 09:51:50 +03:00 |
|
Olle Sandberg
|
9c71725bf2
|
Support STM32WL5x ADC peripheral
|
2023-09-05 12:22:56 +02:00 |
|
Olle Sandberg
|
ab99fff0af
|
Support STM32WLEx ADC peripheral
Use adc_g0 since very similar to the WLE one.
|
2023-09-05 11:59:10 +02:00 |
|
xoviat
|
7e2310f49f
|
Merge pull request #242 from JuliDi/add-qspi-frcm
Add free-running clock mode for quadspi
|
2023-09-04 18:57:22 +00:00 |
|
Daehyeok Mun
|
697ff5ff6e
|
Support STM32G4 ADC peripheral
|
2023-09-03 21:19:35 -07:00 |
|
JuliDi
|
cc8759f205
|
add free-running clock mode for quadspi
|
2023-09-03 17:06:27 +02:00 |
|
ExplodingWaffle
|
e2cab23e2c
|
fix
|
2023-09-01 17:50:46 +01:00 |
|
ExplodingWaffle
|
eeadbd3f7b
|
give enums real names
|
2023-09-01 16:40:50 +01:00 |
|
ExplodingWaffle
|
30dcf3cabe
|
remove UCPD_ prefixes, remove unneeded enums
|
2023-09-01 16:24:11 +01:00 |
|
ExplodingWaffle
|
82f8d72be7
|
add ucpd
|
2023-09-01 15:59:29 +01:00 |
|
xoviat
|
6146d25433
|
pwr/wl5: remove some enums
|
2023-08-27 10:06:24 -05:00 |
|
Dario Nieuwenhuis
|
114bd7fb46
|
h7/flash: add missing CRCRDERR
|
2023-08-18 22:43:11 +02:00 |
|
Dominik Sliwa
|
6b2f2c3ac3
|
split H7 flash for stm32h7a3/b3/b0 chips
|
2023-08-18 22:13:58 +02:00 |
|
Don Reilly
|
dff9c321f3
|
readd DBGMCU back into F3 and F3v2
|
2023-08-07 15:04:18 -05:00 |
|
Don Reilly
|
42273a7f02
|
rework f3 series rcc take 2
|
2023-08-07 14:38:22 -05:00 |
|
xoviat
|
f427d49566
|
adc/f3: cleanup enums
|
2023-08-06 15:28:34 -05:00 |
|
Don Reilly
|
51371cb835
|
add vrefintcal for f3
|
2023-08-05 22:23:05 -05:00 |
|
Don Reilly
|
5953194935
|
cleaning up mess after fixing headers.rs
|
2023-08-05 22:14:32 -05:00 |
|
Don Reilly
|
39d4db37fe
|
get common registers for adc12(34)
|
2023-08-05 18:27:00 -05:00 |
|
xoviat
|
0ac0a44bb0
|
lptim: consolidate and add for stm32wb
|
2023-08-03 20:28:33 -05:00 |
|
Don Reilly
|
759fa53724
|
fix adc_f3 resolution namings to match existing convention across
|
2023-08-03 11:15:36 -05:00 |
|
xoviat
|
5dbdc9b0ca
|
adc/f3: fix sample time enum
|
2023-08-02 20:48:32 -05:00 |
|
Dario Nieuwenhuis
|
9d536f55a8
|
Merge pull request #221 from xoviat/adc
adc: add f3
|
2023-07-22 15:42:34 +00:00 |
|
JuliDi
|
a910aa76fc
|
fix wrong indentation
|
2023-07-22 16:50:44 +02:00 |
|
JuliDi
|
2abb498685
|
adapt DAC trigger enum for v3
|
2023-07-22 16:48:08 +02:00 |
|
JuliDi
|
57ccc6a59b
|
add DAC v3
|
2023-07-22 16:25:15 +02:00 |
|
xoviat
|
4b06fdbf76
|
adc/f3: naming
|
2023-07-12 19:43:25 -05:00 |
|
xoviat
|
5ae0934c28
|
adc/f3: more cleanup
|
2023-07-12 19:42:31 -05:00 |
|
xoviat
|
c943b0472d
|
adc/f3: more cleanup
|
2023-07-12 18:00:55 -05:00 |
|
xoviat
|
cada030e1a
|
adc/f3: more cleanup
|
2023-07-12 17:45:39 -05:00 |
|
xoviat
|
48041c787e
|
adc/f3: some cleanup
|
2023-07-12 17:33:23 -05:00 |
|
xoviat
|
feb4f685ed
|
adc: add f3
|
2023-07-11 21:10:08 -05:00 |
|
Dario Nieuwenhuis
|
0ad838d889
|
Merge pull request #213 from xoviat/hrtim
hrtim: add common registers and v2
|
2023-07-08 08:40:13 +00:00 |
|
Dario Nieuwenhuis
|
793aeb9289
|
Merge pull request #209 from JcBernack/rng-update
update RNG registers and mapping
|
2023-07-07 15:24:57 +00:00 |
|
Dario Nieuwenhuis
|
d54274df23
|
Merge pull request #216 from xoviat/fdcan
add fdcan
|
2023-07-07 14:53:43 +00:00 |
|
xoviat
|
4bbc7a3d12
|
rcc/f3: add hrtim clock
|
2023-07-06 20:12:22 -05:00 |
|
xoviat
|
b91dd597d3
|
fdcan: arraify
|
2023-07-04 13:20:24 -05:00 |
|
xoviat
|
1e9103cd22
|
fdcan: add registers
|
2023-07-04 13:04:54 -05:00 |
|
xoviat
|
b7f7cb95f9
|
hrtim: fix registers, adc offsets
|
2023-07-02 15:22:21 -05:00 |
|
xoviat
|
c496da8628
|
hrtim/v2: add registers
|
2023-07-02 14:13:46 -05:00 |
|
xoviat
|
d8779b6992
|
hrtim/v1: remove extra enums
|
2023-07-02 13:58:08 -05:00 |
|
xoviat
|
5531ec8273
|
hrtim/v1: add remanining registers
|
2023-07-02 11:45:28 -05:00 |
|
xoviat
|
51c7a56fba
|
hrtim/v1: fix some registers
|
2023-07-01 17:18:28 -05:00 |
|
xoviat
|
a0e307ab25
|
hrtim/v1: add some missing registers
|
2023-07-01 16:40:12 -05:00 |
|
Jan Christoph Bernack
|
f1b05d243d
|
update RNG registers and mapping
|
2023-06-30 17:44:07 +02:00 |
|