guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

readd DBGMCU back into F3 and F3v2

Browse Source
This commit is contained in:
Don Reilly 2023-08-07 15:04:18 -05:00
parent 42273a7f02
commit dff9c321f3
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
data/registers/rcc_f3.yaml
View File

@ -389,6 +389,10 @@ fieldset/APB2ENR:
description: TIM20 timer clock enable description: TIM20 timer clock enable
bit_offset: 20 bit_offset: 20
bit_size: 1 bit_size: 1
- name: DBGMCUEN
description: MCU debug module clock enable
bit_offset: 22
bit_size: 1
- name: HRTIM1EN - name: HRTIM1EN
description: High Resolution Timer 1 clock enable description: High Resolution Timer 1 clock enable
bit_offset: 29 bit_offset: 29
@ -440,6 +444,10 @@ fieldset/APB2RSTR:
description: TIM20 timer reset description: TIM20 timer reset
bit_offset: 20 bit_offset: 20
bit_size: 1 bit_size: 1
- name: DBGMCURST
description: Debug MCU reset
bit_offset: 22
bit_size: 1
- name: HRTIM1RST - name: HRTIM1RST
description: High Resolution Timer1 reset description: High Resolution Timer1 reset
bit_offset: 29 bit_offset: 29

4
data/registers/rcc_f3_v2.yaml
View File

@ -412,6 +412,10 @@ fieldset/APB2RSTR:
description: TIM19 timer reset description: TIM19 timer reset
bit_offset: 19 bit_offset: 19
bit_size: 1 bit_size: 1
- name: DBGMCURST
description: MCU debug module clock enable
bit_offset: 22
bit_size: 1
- name: SDADC1RST - name: SDADC1RST
description: SDADC1 (Sigma delta ADC 1) reset description: SDADC1 (Sigma delta ADC 1) reset
bit_offset: 24 bit_offset: 24