guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rcc_l0: Remove non existing RCC bits

Browse Source 
## firewall

l0x0, l0x1: FWEN - Firewall clock enable bit
l0x2, l0x3: MIFIEN - MiFaRe Firewall clock enable bit
action: none

## watchdog

peripheral: WWDG
WWDGRST vs WWDRST
action: remove

## CRS vs CRC

l0x2, l0x3: CRC reset is wrong
action: remove duplicate CRC bit

## LPUART12RST vs USART2RST

action: rename, it sholud be USART2
This commit is contained in:
Timo Kröger 2021-08-03 14:31:36 +02:00
parent d1597c646d
commit babbe782f3
1 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
data/registers/rcc_l0.yaml
View File

@ -816,11 +816,6 @@ fieldset/APB1RSTR:
description: I2C2 reset description: I2C2 reset
enum_write: LPTIMRSTW enum_write: LPTIMRSTW
name: I2C2RST name: I2C2RST
- bit_offset: 27
bit_size: 1
description: CRC reset
enum_write: LPTIMRSTW
name: CRCRST
- bit_offset: 28 - bit_offset: 28
bit_size: 1 bit_size: 1
description: Power interface reset description: Power interface reset
@ -836,16 +831,6 @@ fieldset/APB1RSTR:
description: I2C3 reset description: I2C3 reset
enum_write: LPTIMRSTW enum_write: LPTIMRSTW
name: I2C3RST name: I2C3RST
- bit_offset: 11
bit_size: 1
description: Window watchdog reset
enum_write: LPTIMRSTW
name: WWDRST
- bit_offset: 17
bit_size: 1
description: UART2 reset
enum_write: LPTIMRSTW
name: LPUART12RST
- bit_offset: 23 - bit_offset: 23
bit_size: 1 bit_size: 1
description: USB reset description: USB reset