guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add F0 RCCs

Browse Source
This commit is contained in:
Thales Fragoso 2021-06-21 22:48:52 -03:00 committed by Dario Nieuwenhuis
parent 9c5e1072d8
commit ae8455a336
3 changed files with 2404 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1249
data/registers/rcc_f0.yaml Normal file
View File

File diff suppressed because it is too large Load Diff

1153
data/registers/rcc_f0x0.yaml Normal file
View File

File diff suppressed because it is too large Load Diff

2
parse.py
View File

@ -321,6 +321,8 @@ perimap = [
('STM32L4.*:RCC:.*', 'rcc_l4/RCC'),
('STM32F4.*:RCC:.*', 'rcc_f4/RCC'),
('STM32WL.*:RCC:.*', 'rcc_wl5x/RCC'),
('STM32F0.0.*:RCC:.*', 'rcc_f0x0/RCC'),
('STM32F0.*:RCC:.*', 'rcc_f0/RCC'),
('.*:STM32H7AB_rcc_v1_0', ''), # rcc_h7ab/RCC
('.*:STM32H7_rcc_v1_0', 'rcc_h7/RCC'),
('.*:STM32W_rcc_v1_0', 'rcc_wb55/RCC'),