Fix QUADSPI RCC bit names.
This commit is contained in:
parent
589e8e35d7
commit
8f5fcae8c2
@ -420,7 +420,7 @@ fieldset/AHB2LPENR:
|
||||
description: Flexible memory controller module clock enable during Sleep mode
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI memory controller module clock enable during Sleep mode
|
||||
bit_offset: 1
|
||||
bit_size: 1
|
||||
@ -489,7 +489,7 @@ fieldset/AHB3LPENR:
|
||||
description: Flexible static memory controller module clock enable during Sleep mode
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI memory controller module clock enable during Sleep mode
|
||||
bit_offset: 1
|
||||
bit_size: 1
|
||||
@ -504,7 +504,7 @@ fieldset/AHB3RSTR:
|
||||
description: Flexible static memory controller module reset
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: QUADSPI module reset
|
||||
bit_offset: 1
|
||||
bit_size: 1
|
||||
|
@ -435,7 +435,7 @@ fieldset/AHB3RSTR:
|
||||
description: Flexible memory controller reset
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: Quad SPI 1 module reset
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
@ -446,7 +446,7 @@ fieldset/AHB3SMENR:
|
||||
description: Flexible memory controller clocks enable during Sleep and Stop modes
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPISMEN
|
||||
- name: QUADSPISMEN
|
||||
description: QUADSPI memory interface clock enable during Sleep and Stop modes
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
@ -1040,7 +1040,7 @@ fieldset/CCIPR2:
|
||||
description: I2C4 clock source selection
|
||||
bit_offset: 0
|
||||
bit_size: 2
|
||||
- name: QSPISEL
|
||||
- name: QUADSPISEL
|
||||
description: Octospi clock source selection
|
||||
bit_offset: 20
|
||||
bit_size: 2
|
||||
|
@ -613,7 +613,7 @@ fieldset/AHB3LPENR:
|
||||
description: FMC Peripheral Clocks Enable During CSleep Mode
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -672,7 +672,7 @@ fieldset/AHB3RSTR:
|
||||
description: FMC block reset
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: QUADSPI and QUADSPI delay block reset
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -1989,7 +1989,7 @@ fieldset/C1_AHB3LPENR:
|
||||
description: FMC Peripheral Clocks Enable During CSleep Mode
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -3046,7 +3046,7 @@ fieldset/D1CCIPR:
|
||||
bit_offset: 0
|
||||
bit_size: 2
|
||||
enum: FMCSEL
|
||||
- name: QSPISEL
|
||||
- name: QUADSPISEL
|
||||
description: QUADSPI kernel clock source selection
|
||||
bit_offset: 4
|
||||
bit_size: 2
|
||||
|
@ -549,7 +549,7 @@ fieldset/AHB3LPENR:
|
||||
description: FMC Peripheral Clocks Enable During CSleep Mode
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -608,7 +608,7 @@ fieldset/AHB3RSTR:
|
||||
description: FMC block reset
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: QUADSPI and QUADSPI delay block reset
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
|
@ -613,7 +613,7 @@ fieldset/AHB3LPENR:
|
||||
description: FMC Peripheral Clocks Enable During CSleep Mode
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -672,7 +672,7 @@ fieldset/AHB3RSTR:
|
||||
description: FMC block reset
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: QUADSPI and QUADSPI delay block reset
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -1989,7 +1989,7 @@ fieldset/C1_AHB3LPENR:
|
||||
description: FMC Peripheral Clocks Enable During CSleep Mode
|
||||
bit_offset: 12
|
||||
bit_size: 1
|
||||
- name: QSPILPEN
|
||||
- name: QUADSPILPEN
|
||||
description: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
@ -3046,7 +3046,7 @@ fieldset/D1CCIPR:
|
||||
bit_offset: 0
|
||||
bit_size: 2
|
||||
enum: FMCSEL
|
||||
- name: QSPISEL
|
||||
- name: QUADSPISEL
|
||||
description: QUADSPI kernel clock source selection
|
||||
bit_offset: 4
|
||||
bit_size: 2
|
||||
|
@ -412,8 +412,8 @@ fieldset/AHB3ENR:
|
||||
description: Flexible memory controller clock enable
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPIEN
|
||||
description: QSPIEN
|
||||
- name: QUADSPIEN
|
||||
description: QUADSPIEN
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
fieldset/AHB3RSTR:
|
||||
@ -423,7 +423,7 @@ fieldset/AHB3RSTR:
|
||||
description: Flexible memory controller reset
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: Quad SPI memory interface reset
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
@ -434,8 +434,8 @@ fieldset/AHB3SMENR:
|
||||
description: Flexible memory controller clocks enable during Sleep and Stop modes
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
- name: QSPISMEN
|
||||
description: QSPISMEN
|
||||
- name: QUADSPISMEN
|
||||
description: QUADSPISMEN
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
fieldset/APB1ENR1:
|
||||
|
@ -407,7 +407,7 @@ fieldset/AHB3ENR:
|
||||
fieldset/AHB3RSTR:
|
||||
description: AHB3 peripheral reset register
|
||||
fields:
|
||||
- name: QSPIRST
|
||||
- name: QUADSPIRST
|
||||
description: Quad SPI memory interface reset
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
@ -438,8 +438,8 @@ fieldset/AHB3RSTR:
|
||||
fieldset/AHB3SMENR:
|
||||
description: AHB3 peripheral clocks enable in Sleep and Stop modes register
|
||||
fields:
|
||||
- name: QSPISMEN
|
||||
description: QSPISMEN
|
||||
- name: QUADSPISMEN
|
||||
description: QUADSPISMEN
|
||||
bit_offset: 8
|
||||
bit_size: 1
|
||||
- name: PKASMEN
|
||||
|
Loading…
x
Reference in New Issue
Block a user