h5: fix some bad rcc muxes.
This commit is contained in:
parent
dffe8dacce
commit
79e839f9b5
@ -2420,8 +2420,8 @@ enum/NSPRIV:
|
|||||||
enum/OCTOSPISEL:
|
enum/OCTOSPISEL:
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
variants:
|
variants:
|
||||||
- name: HCLK4
|
- name: HCLK1
|
||||||
description: rcc_hclk4 selected as kernel clock (default after reset)
|
description: rcc_hclk selected as kernel clock (default after reset)
|
||||||
value: 0
|
value: 0
|
||||||
- name: PLL1_Q
|
- name: PLL1_Q
|
||||||
description: pll1_q_ck selected as kernel clock
|
description: pll1_q_ck selected as kernel clock
|
||||||
@ -4052,8 +4052,8 @@ enum/SPI5SEL:
|
|||||||
enum/SPI6SEL:
|
enum/SPI6SEL:
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
variants:
|
variants:
|
||||||
- name: PCLK4
|
- name: PCLK2
|
||||||
description: rcc_pclk4 selected as peripheral clock
|
description: rcc_pclk2 selected as peripheral clock
|
||||||
value: 0
|
value: 0
|
||||||
- name: PLL2_Q
|
- name: PLL2_Q
|
||||||
description: pll2_q selected as peripheral clock
|
description: pll2_q selected as peripheral clock
|
||||||
|
Loading…
x
Reference in New Issue
Block a user