fix perimap ordering to trigger the right version for L5
This commit is contained in:
parent
2c547bd506
commit
7353e48dc9
@ -126,12 +126,12 @@ impl PeriMatcher {
|
|||||||
(".*:LPUART:sci3_v1_2", ("lpuart", "v2", "LPUART")),
|
(".*:LPUART:sci3_v1_2", ("lpuart", "v2", "LPUART")),
|
||||||
(".*:LPUART:sci3_v1_3", ("lpuart", "v2", "LPUART")),
|
(".*:LPUART:sci3_v1_3", ("lpuart", "v2", "LPUART")),
|
||||||
(".*:LPUART:sci3_v1_4", ("lpuart", "v2", "LPUART")),
|
(".*:LPUART:sci3_v1_4", ("lpuart", "v2", "LPUART")),
|
||||||
|
("STM32L5.*:RNG:.*", ("rng", "v2", "RNG")),
|
||||||
|
("STM32U5.*:RNG:.*", ("rng", "v2", "RNG")),
|
||||||
(".*:RNG:rng1_v1_1", ("rng", "v1", "RNG")),
|
(".*:RNG:rng1_v1_1", ("rng", "v1", "RNG")),
|
||||||
(".*:RNG:rng1_v2_0", ("rng", "v1", "RNG")),
|
(".*:RNG:rng1_v2_0", ("rng", "v1", "RNG")),
|
||||||
(".*:RNG:rng1_v2_1", ("rng", "v1", "RNG")),
|
(".*:RNG:rng1_v2_1", ("rng", "v1", "RNG")),
|
||||||
(".*:RNG:rng1_v3_1", ("rng", "v2", "RNG")),
|
(".*:RNG:rng1_v3_1", ("rng", "v2", "RNG")),
|
||||||
("STM32U5.*:RNG:.*", ("rng", "v2", "RNG")),
|
|
||||||
("STM32L5.*:RNG:.*", ("rng", "v2", "RNG")),
|
|
||||||
(".*:SPI:spi2_v1_4", ("spi", "f1", "SPI")),
|
(".*:SPI:spi2_v1_4", ("spi", "f1", "SPI")),
|
||||||
(".*:SPI:spi2s1_v2_1", ("spi", "v1", "SPI")),
|
(".*:SPI:spi2s1_v2_1", ("spi", "v1", "SPI")),
|
||||||
(".*:SPI:spi2s1_v2_2", ("spi", "v1", "SPI")),
|
(".*:SPI:spi2s1_v2_2", ("spi", "v1", "SPI")),
|
||||||
|
Loading…
x
Reference in New Issue
Block a user