chiptool fmt.
This commit is contained in:
parent
e853cf944b
commit
6911e21bfd
@ -1032,6 +1032,15 @@ enum/PDIV:
|
||||
- name: DIV_30
|
||||
description: Divide by 30
|
||||
value: 15
|
||||
enum/TFQM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: FIFO
|
||||
description: Tx FIFO operation
|
||||
value: 0
|
||||
- name: QUEUE
|
||||
description: Tx queue operation
|
||||
value: 1
|
||||
enum/TOS:
|
||||
bit_size: 2
|
||||
variants:
|
||||
@ -1074,12 +1083,3 @@ enum/TX:
|
||||
- name: RECESSIVE
|
||||
description: Recessive (1) at pin FDCANx_TX
|
||||
value: 3
|
||||
enum/TFQM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: FIFO
|
||||
description: Tx FIFO operation
|
||||
value: 0
|
||||
- name: QUEUE
|
||||
description: Tx queue operation
|
||||
value: 1
|
||||
|
@ -96,16 +96,16 @@ fieldset/ICFR:
|
||||
fieldset/SR:
|
||||
description: Comparator status register.
|
||||
fields:
|
||||
- name: CIF
|
||||
description: COMP Channel1 interrupt flag This bit is set by hardware when the COMP Channel1 output is set This bit is cleared by software writing 1 the CC1IF bit in the COMP_ICFR register.
|
||||
bit_offset: 16
|
||||
- name: CVAL
|
||||
description: COMP Channel1 output status bit This bit is read-only. It reflects the current COMP Channel1 output taking into account POLARITY and BLANKING bits effect.
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
array:
|
||||
len: 1
|
||||
stride: 0
|
||||
- name: CVAL
|
||||
description: COMP Channel1 output status bit This bit is read-only. It reflects the current COMP Channel1 output taking into account POLARITY and BLANKING bits effect.
|
||||
bit_offset: 0
|
||||
- name: CIF
|
||||
description: COMP Channel1 interrupt flag This bit is set by hardware when the COMP Channel1 output is set This bit is cleared by software writing 1 the CC1IF bit in the COMP_ICFR register.
|
||||
bit_offset: 16
|
||||
bit_size: 1
|
||||
array:
|
||||
len: 1
|
||||
|
@ -142,39 +142,6 @@ enum/OPAHSM:
|
||||
- name: HighSpeed
|
||||
description: operational amplifier in high-speed mode
|
||||
value: 1
|
||||
enum/USERTRIM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: Factory
|
||||
description: \'factory\' trim code used
|
||||
value: 0
|
||||
- name: User
|
||||
description: \'user\' trim code used
|
||||
value: 1
|
||||
enum/VM_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Inm0
|
||||
description: INM0 connected to OPAMP_VINM input
|
||||
value: 0
|
||||
- name: Inm1
|
||||
description: INM1 connected to OPAMP_VINM input
|
||||
value: 1
|
||||
- name: Pga
|
||||
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
|
||||
value: 2
|
||||
- name: Follower
|
||||
description: opamp_out connected to OPAMP_VINM input (Follower mode)
|
||||
value: 3
|
||||
enum/VP_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Gpio
|
||||
description: GPIO connected to OPAMPx_VINP
|
||||
value: 0
|
||||
- name: DacOut
|
||||
description: dac_outx connected to OPAMPx_VINP
|
||||
value: 1
|
||||
enum/PGA_GAIN:
|
||||
bit_size: 4
|
||||
variants:
|
||||
@ -226,3 +193,36 @@ enum/PGA_GAIN:
|
||||
- name: Gain16InvGainNeg15_InputVINM0FilteringVINM1
|
||||
description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering
|
||||
value: 15
|
||||
enum/USERTRIM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: Factory
|
||||
description: \'factory\' trim code used
|
||||
value: 0
|
||||
- name: User
|
||||
description: \'user\' trim code used
|
||||
value: 1
|
||||
enum/VM_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Inm0
|
||||
description: INM0 connected to OPAMP_VINM input
|
||||
value: 0
|
||||
- name: Inm1
|
||||
description: INM1 connected to OPAMP_VINM input
|
||||
value: 1
|
||||
- name: Pga
|
||||
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
|
||||
value: 2
|
||||
- name: Follower
|
||||
description: opamp_out connected to OPAMP_VINM input (Follower mode)
|
||||
value: 3
|
||||
enum/VP_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Gpio
|
||||
description: GPIO connected to OPAMPx_VINP
|
||||
value: 0
|
||||
- name: DacOut
|
||||
description: dac_outx connected to OPAMPx_VINP
|
||||
value: 1
|
||||
|
@ -142,42 +142,6 @@ enum/OPAHSM:
|
||||
- name: HighSpeed
|
||||
description: operational amplifier in high-speed mode
|
||||
value: 1
|
||||
enum/USERTRIM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: Factory
|
||||
description: \'factory\' trim code used
|
||||
value: 0
|
||||
- name: User
|
||||
description: \'user\' trim code used
|
||||
value: 1
|
||||
enum/VM_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Inm0
|
||||
description: INM0 connected to OPAMP_VINM input
|
||||
value: 0
|
||||
- name: Inm1
|
||||
description: INM1 connected to OPAMP_VINM input
|
||||
value: 1
|
||||
- name: Pga
|
||||
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
|
||||
value: 2
|
||||
- name: Follower
|
||||
description: opamp_out connected to OPAMP_VINM input (Follower mode)
|
||||
value: 3
|
||||
enum/VP_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: GpioInp0
|
||||
description: GPIO INP0 connected to OPAMP_VINP
|
||||
value: 0
|
||||
- name: DacOut
|
||||
description: dac_outx connected to OPAMPx_VINP
|
||||
value: 1
|
||||
- name: GpioInp2
|
||||
description: GPIO INP2 is connected to OPAMP_VINP
|
||||
value: 2
|
||||
enum/PGA_GAIN:
|
||||
bit_size: 4
|
||||
variants:
|
||||
@ -229,3 +193,39 @@ enum/PGA_GAIN:
|
||||
- name: Gain16InvGainNeg15_InputVINM0FilteringVINM1
|
||||
description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering
|
||||
value: 15
|
||||
enum/USERTRIM:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: Factory
|
||||
description: \'factory\' trim code used
|
||||
value: 0
|
||||
- name: User
|
||||
description: \'user\' trim code used
|
||||
value: 1
|
||||
enum/VM_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: Inm0
|
||||
description: INM0 connected to OPAMP_VINM input
|
||||
value: 0
|
||||
- name: Inm1
|
||||
description: INM1 connected to OPAMP_VINM input
|
||||
value: 1
|
||||
- name: Pga
|
||||
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
|
||||
value: 2
|
||||
- name: Follower
|
||||
description: opamp_out connected to OPAMP_VINM input (Follower mode)
|
||||
value: 3
|
||||
enum/VP_SEL:
|
||||
bit_size: 2
|
||||
variants:
|
||||
- name: GpioInp0
|
||||
description: GPIO INP0 connected to OPAMP_VINP
|
||||
value: 0
|
||||
- name: DacOut
|
||||
description: dac_outx connected to OPAMPx_VINP
|
||||
value: 1
|
||||
- name: GpioInp2
|
||||
description: GPIO INP2 is connected to OPAMP_VINP
|
||||
value: 2
|
||||
|
Loading…
x
Reference in New Issue
Block a user