guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

chiptool fmt.

Browse Source
This commit is contained in:
Dario Nieuwenhuis 2024-03-03 23:43:11 +01:00
parent e853cf944b
commit 6911e21bfd
5 changed files with 246 additions and 246 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
data/registers/can_fdcan_v1.yaml
View File

@ -1032,6 +1032,15 @@ enum/PDIV:
- name: DIV_30 - name: DIV_30
description: Divide by 30 description: Divide by 30
value: 15 value: 15
enum/TFQM:
bit_size: 1
variants:
- name: FIFO
description: Tx FIFO operation
value: 0
- name: QUEUE
description: Tx queue operation
value: 1
enum/TOS: enum/TOS:
bit_size: 2 bit_size: 2
variants: variants:
@ -1074,12 +1083,3 @@ enum/TX:
- name: RECESSIVE - name: RECESSIVE
description: Recessive (1) at pin FDCANx_TX description: Recessive (1) at pin FDCANx_TX
value: 3 value: 3
enum/TFQM:
bit_size: 1
variants:
- name: FIFO
description: Tx FIFO operation
value: 0
- name: QUEUE
description: Tx queue operation
value: 1

12
data/registers/comp_h5.yaml
View File

@ -96,16 +96,16 @@ fieldset/ICFR:
fieldset/SR: fieldset/SR:
description: Comparator status register. description: Comparator status register.
fields: fields:
- name: CIF - name: CVAL
description: COMP Channel1 interrupt flag This bit is set by hardware when the COMP Channel1 output is set This bit is cleared by software writing 1 the CC1IF bit in the COMP_ICFR register. description: COMP Channel1 output status bit This bit is read-only. It reflects the current COMP Channel1 output taking into account POLARITY and BLANKING bits effect.
bit_offset: 16 bit_offset: 0
bit_size: 1 bit_size: 1
array: array:
len: 1 len: 1
stride: 0 stride: 0
- name: CVAL - name: CIF
description: COMP Channel1 output status bit This bit is read-only. It reflects the current COMP Channel1 output taking into account POLARITY and BLANKING bits effect. description: COMP Channel1 interrupt flag This bit is set by hardware when the COMP Channel1 output is set This bit is cleared by software writing 1 the CC1IF bit in the COMP_ICFR register.
bit_offset: 0 bit_offset: 16
bit_size: 1 bit_size: 1
array: array:
len: 1 len: 1

324
data/registers/cryp_v3.yaml
View File

@ -1,189 +1,189 @@
block/CRYP: block/CRYP:
description: Cryptographic processor. description: Cryptographic processor.
items: items:
- name: CR - name: CR
description: control register. description: control register.
byte_offset: 0 byte_offset: 0
fieldset: CR fieldset: CR
- name: SR - name: SR
description: status register. description: status register.
byte_offset: 4 byte_offset: 4
access: Read access: Read
fieldset: SR fieldset: SR
- name: DIN - name: DIN
description: data input register. description: data input register.
byte_offset: 8 byte_offset: 8
- name: DOUT - name: DOUT
description: data output register. description: data output register.
byte_offset: 12 byte_offset: 12
access: Read access: Read
- name: DMACR - name: DMACR
description: DMA control register. description: DMA control register.
byte_offset: 16 byte_offset: 16
fieldset: DMACR fieldset: DMACR
- name: IMSCR - name: IMSCR
description: interrupt mask set/clear register. description: interrupt mask set/clear register.
byte_offset: 20 byte_offset: 20
fieldset: IMSCR fieldset: IMSCR
- name: RISR - name: RISR
description: raw interrupt status register. description: raw interrupt status register.
byte_offset: 24 byte_offset: 24
access: Read access: Read
fieldset: RISR fieldset: RISR
- name: MISR - name: MISR
description: masked interrupt status register. description: masked interrupt status register.
byte_offset: 28 byte_offset: 28
access: Read access: Read
fieldset: MISR fieldset: MISR
- name: KEY - name: KEY
description: Cluster KEY%s, containing K?LR, K?RR. description: Cluster KEY%s, containing K?LR, K?RR.
array: array:
len: 4 len: 4
stride: 8 stride: 8
byte_offset: 32 byte_offset: 32
block: KEY block: KEY
- name: INIT - name: INIT
description: Cluster INIT%s, containing IV?LR, IV?RR. description: Cluster INIT%s, containing IV?LR, IV?RR.
array: array:
len: 2 len: 2
stride: 8 stride: 8
byte_offset: 64 byte_offset: 64
block: INIT block: INIT
- name: CSGCMCCMR - name: CSGCMCCMR
description: context swap register. description: context swap register.
array: array:
len: 8 len: 8
stride: 4 stride: 4
byte_offset: 80 byte_offset: 80
- name: CSGCMR - name: CSGCMR
description: context swap register. description: context swap register.
array: array:
len: 8 len: 8
stride: 4 stride: 4
byte_offset: 112 byte_offset: 112
block/INIT: block/INIT:
description: Cluster INIT%s, containing IV?LR, IV?RR. description: Cluster INIT%s, containing IV?LR, IV?RR.
items: items:
- name: IVLR - name: IVLR
description: initialization vector registers. description: initialization vector registers.
byte_offset: 0 byte_offset: 0
- name: IVRR - name: IVRR
description: initialization vector registers. description: initialization vector registers.
byte_offset: 4 byte_offset: 4
block/KEY: block/KEY:
description: Cluster KEY%s, containing K?LR, K?RR. description: Cluster KEY%s, containing K?LR, K?RR.
items: items:
- name: KLR - name: KLR
description: key registers. description: key registers.
byte_offset: 0 byte_offset: 0
access: Write access: Write
- name: KRR - name: KRR
description: key registers. description: key registers.
byte_offset: 4 byte_offset: 4
access: Write access: Write
fieldset/CR: fieldset/CR:
description: control register. description: control register.
fields: fields:
- name: ALGODIR - name: ALGODIR
description: Algorithm direction. description: Algorithm direction.
bit_offset: 2 bit_offset: 2
bit_size: 1 bit_size: 1
- name: ALGOMODE0 - name: ALGOMODE0
description: Algorithm mode. description: Algorithm mode.
bit_offset: 3 bit_offset: 3
bit_size: 3 bit_size: 3
- name: DATATYPE - name: DATATYPE
description: Data type selection. description: Data type selection.
bit_offset: 6 bit_offset: 6
bit_size: 2 bit_size: 2
- name: KEYSIZE - name: KEYSIZE
description: Key size selection (AES mode only). description: Key size selection (AES mode only).
bit_offset: 8 bit_offset: 8
bit_size: 2 bit_size: 2
- name: FFLUSH - name: FFLUSH
description: FIFO flush. description: FIFO flush.
bit_offset: 14 bit_offset: 14
bit_size: 1 bit_size: 1
- name: CRYPEN - name: CRYPEN
description: Cryptographic processor enable. description: Cryptographic processor enable.
bit_offset: 15 bit_offset: 15
bit_size: 1 bit_size: 1
- name: GCM_CCMPH - name: GCM_CCMPH
description: GCM_CCMPH. description: GCM_CCMPH.
bit_offset: 16 bit_offset: 16
bit_size: 2 bit_size: 2
- name: ALGOMODE3 - name: ALGOMODE3
description: ALGOMODE. description: ALGOMODE.
bit_offset: 19 bit_offset: 19
bit_size: 1 bit_size: 1
- name: NPBLB - name: NPBLB
description: Number of Padding Bytes in Last Block of payload. description: Number of Padding Bytes in Last Block of payload.
bit_offset: 20 bit_offset: 20
bit_size: 4 bit_size: 4
fieldset/DMACR: fieldset/DMACR:
description: DMA control register. description: DMA control register.
fields: fields:
- name: DIEN - name: DIEN
description: DMA input enable. description: DMA input enable.
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
- name: DOEN - name: DOEN
description: DMA output enable. description: DMA output enable.
bit_offset: 1 bit_offset: 1
bit_size: 1 bit_size: 1
fieldset/IMSCR: fieldset/IMSCR:
description: interrupt mask set/clear register. description: interrupt mask set/clear register.
fields: fields:
- name: INIM - name: INIM
description: Input FIFO service interrupt mask. description: Input FIFO service interrupt mask.
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
- name: OUTIM - name: OUTIM
description: Output FIFO service interrupt mask. description: Output FIFO service interrupt mask.
bit_offset: 1 bit_offset: 1
bit_size: 1 bit_size: 1
fieldset/MISR: fieldset/MISR:
description: masked interrupt status register. description: masked interrupt status register.
fields: fields:
- name: INMIS - name: INMIS
description: Input FIFO service masked interrupt status. description: Input FIFO service masked interrupt status.
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
- name: OUTMIS - name: OUTMIS
description: Output FIFO service masked interrupt status. description: Output FIFO service masked interrupt status.
bit_offset: 1 bit_offset: 1
bit_size: 1 bit_size: 1
fieldset/RISR: fieldset/RISR:
description: raw interrupt status register. description: raw interrupt status register.
fields: fields:
- name: INRIS - name: INRIS
description: Input FIFO service raw interrupt status. description: Input FIFO service raw interrupt status.
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
- name: OUTRIS - name: OUTRIS
description: Output FIFO service raw interrupt status. description: Output FIFO service raw interrupt status.
bit_offset: 1 bit_offset: 1
bit_size: 1 bit_size: 1
fieldset/SR: fieldset/SR:
description: status register. description: status register.
fields: fields:
- name: IFEM - name: IFEM
description: Input FIFO empty. description: Input FIFO empty.
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
- name: IFNF - name: IFNF
description: Input FIFO not full. description: Input FIFO not full.
bit_offset: 1 bit_offset: 1
bit_size: 1 bit_size: 1
- name: OFNE - name: OFNE
description: Output FIFO not empty. description: Output FIFO not empty.
bit_offset: 2 bit_offset: 2
bit_size: 1 bit_size: 1
- name: OFFU - name: OFFU
description: Output FIFO full. description: Output FIFO full.
bit_offset: 3 bit_offset: 3
bit_size: 1 bit_size: 1
- name: BUSY - name: BUSY
description: Busy bit. description: Busy bit.
bit_offset: 4 bit_offset: 4
bit_size: 1 bit_size: 1

66
data/registers/opamp_h_v1.yaml
View File

@ -142,39 +142,6 @@ enum/OPAHSM:
- name: HighSpeed - name: HighSpeed
description: operational amplifier in high-speed mode description: operational amplifier in high-speed mode
value: 1 value: 1
enum/USERTRIM:
bit_size: 1
variants:
- name: Factory
description: \'factory\' trim code used
value: 0
- name: User
description: \'user\' trim code used
value: 1
enum/VM_SEL:
bit_size: 2
variants:
- name: Inm0
description: INM0 connected to OPAMP_VINM input
value: 0
- name: Inm1
description: INM1 connected to OPAMP_VINM input
value: 1
- name: Pga
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
value: 2
- name: Follower
description: opamp_out connected to OPAMP_VINM input (Follower mode)
value: 3
enum/VP_SEL:
bit_size: 2
variants:
- name: Gpio
description: GPIO connected to OPAMPx_VINP
value: 0
- name: DacOut
description: dac_outx connected to OPAMPx_VINP
value: 1
enum/PGA_GAIN: enum/PGA_GAIN:
bit_size: 4 bit_size: 4
variants: variants:
@ -226,3 +193,36 @@ enum/PGA_GAIN:
- name: Gain16InvGainNeg15_InputVINM0FilteringVINM1 - name: Gain16InvGainNeg15_InputVINM0FilteringVINM1
description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering
value: 15 value: 15
enum/USERTRIM:
bit_size: 1
variants:
- name: Factory
description: \'factory\' trim code used
value: 0
- name: User
description: \'user\' trim code used
value: 1
enum/VM_SEL:
bit_size: 2
variants:
- name: Inm0
description: INM0 connected to OPAMP_VINM input
value: 0
- name: Inm1
description: INM1 connected to OPAMP_VINM input
value: 1
- name: Pga
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
value: 2
- name: Follower
description: opamp_out connected to OPAMP_VINM input (Follower mode)
value: 3
enum/VP_SEL:
bit_size: 2
variants:
- name: Gpio
description: GPIO connected to OPAMPx_VINP
value: 0
- name: DacOut
description: dac_outx connected to OPAMPx_VINP
value: 1

72
data/registers/opamp_h_v2.yaml
View File

@ -142,42 +142,6 @@ enum/OPAHSM:
- name: HighSpeed - name: HighSpeed
description: operational amplifier in high-speed mode description: operational amplifier in high-speed mode
value: 1 value: 1
enum/USERTRIM:
bit_size: 1
variants:
- name: Factory
description: \'factory\' trim code used
value: 0
- name: User
description: \'user\' trim code used
value: 1
enum/VM_SEL:
bit_size: 2
variants:
- name: Inm0
description: INM0 connected to OPAMP_VINM input
value: 0
- name: Inm1
description: INM1 connected to OPAMP_VINM input
value: 1
- name: Pga
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
value: 2
- name: Follower
description: opamp_out connected to OPAMP_VINM input (Follower mode)
value: 3
enum/VP_SEL:
bit_size: 2
variants:
- name: GpioInp0
description: GPIO INP0 connected to OPAMP_VINP
value: 0
- name: DacOut
description: dac_outx connected to OPAMPx_VINP
value: 1
- name: GpioInp2
description: GPIO INP2 is connected to OPAMP_VINP
value: 2
enum/PGA_GAIN: enum/PGA_GAIN:
bit_size: 4 bit_size: 4
variants: variants:
@ -229,3 +193,39 @@ enum/PGA_GAIN:
- name: Gain16InvGainNeg15_InputVINM0FilteringVINM1 - name: Gain16InvGainNeg15_InputVINM0FilteringVINM1
description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering description: Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering
value: 15 value: 15
enum/USERTRIM:
bit_size: 1
variants:
- name: Factory
description: \'factory\' trim code used
value: 0
- name: User
description: \'user\' trim code used
value: 1
enum/VM_SEL:
bit_size: 2
variants:
- name: Inm0
description: INM0 connected to OPAMP_VINM input
value: 0
- name: Inm1
description: INM1 connected to OPAMP_VINM input
value: 1
- name: Pga
description: Feedback resistor is connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
value: 2
- name: Follower
description: opamp_out connected to OPAMP_VINM input (Follower mode)
value: 3
enum/VP_SEL:
bit_size: 2
variants:
- name: GpioInp0
description: GPIO INP0 connected to OPAMP_VINP
value: 0
- name: DacOut
description: dac_outx connected to OPAMPx_VINP
value: 1
- name: GpioInp2
description: GPIO INP2 is connected to OPAMP_VINP
value: 2