Add EXTI for STM32WB55
This commit is contained in:
Dominik Boehi
parent
77d4ae203b
commit
454854d527
450
data/registers/exti_wb55.yaml
Normal file
450
data/registers/exti_wb55.yaml
Normal file
@ -0,0 +1,450 @@
|
|||||||
|
---
|
||||||
|
block/EXTI:
|
||||||
|
description: External interrupt/event controller
|
||||||
|
items:
|
||||||
|
- name: RTSR1
|
||||||
|
description: rising trigger selection register
|
||||||
|
byte_offset: 0
|
||||||
|
fieldset: RTSR1
|
||||||
|
- name: FTSR1
|
||||||
|
description: falling trigger selection register
|
||||||
|
byte_offset: 4
|
||||||
|
fieldset: FTSR1
|
||||||
|
- name: SWIER1
|
||||||
|
description: software interrupt event register
|
||||||
|
byte_offset: 8
|
||||||
|
fieldset: SWIER1
|
||||||
|
- name: PR1
|
||||||
|
description: EXTI pending register
|
||||||
|
byte_offset: 12
|
||||||
|
fieldset: PR1
|
||||||
|
- name: RTSR2
|
||||||
|
description: rising trigger selection register
|
||||||
|
byte_offset: 32
|
||||||
|
fieldset: RTSR2
|
||||||
|
- name: FTSR2
|
||||||
|
description: falling trigger selection register
|
||||||
|
byte_offset: 36
|
||||||
|
fieldset: FTSR2
|
||||||
|
- name: SWIER2
|
||||||
|
description: software interrupt event register
|
||||||
|
byte_offset: 40
|
||||||
|
fieldset: SWIER2
|
||||||
|
- name: PR2
|
||||||
|
description: pending register
|
||||||
|
byte_offset: 44
|
||||||
|
fieldset: PR2
|
||||||
|
- name: C1IMR1
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
byte_offset: 128
|
||||||
|
fieldset: C1IMR1
|
||||||
|
- name: C1EMR1
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
byte_offset: 132
|
||||||
|
fieldset: C1EMR1
|
||||||
|
- name: C1IMR2
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
byte_offset: 144
|
||||||
|
fieldset: C1IMR2
|
||||||
|
- name: C1EMR2
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
byte_offset: 148
|
||||||
|
fieldset: C1EMR2
|
||||||
|
- name: C2IMR1
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
byte_offset: 192
|
||||||
|
fieldset: C2IMR1
|
||||||
|
- name: C2EMR1
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
byte_offset: 196
|
||||||
|
fieldset: C2EMR1
|
||||||
|
- name: C2IMR2
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
byte_offset: 208
|
||||||
|
fieldset: C2IMR2
|
||||||
|
- name: C2EMR2
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
byte_offset: 212
|
||||||
|
fieldset: C2EMR2
|
||||||
|
- name: HWCFGR7
|
||||||
|
description: EXTI Hardware configuration registers
|
||||||
|
byte_offset: 984
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR7
|
||||||
|
- name: HWCFGR6
|
||||||
|
description: Hardware configuration registers
|
||||||
|
byte_offset: 988
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR6
|
||||||
|
- name: HWCFGR5
|
||||||
|
description: Hardware configuration registers
|
||||||
|
byte_offset: 992
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR5
|
||||||
|
- name: HWCFGR4
|
||||||
|
description: Hardware configuration registers
|
||||||
|
byte_offset: 996
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR4
|
||||||
|
- name: HWCFGR3
|
||||||
|
description: Hardware configuration registers
|
||||||
|
byte_offset: 1000
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR3
|
||||||
|
- name: HWCFGR2
|
||||||
|
description: Hardware configuration registers
|
||||||
|
byte_offset: 1004
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR2
|
||||||
|
- name: HWCFGR1
|
||||||
|
description: Hardware configuration register 1
|
||||||
|
byte_offset: 1008
|
||||||
|
access: Read
|
||||||
|
fieldset: HWCFGR1
|
||||||
|
- name: VERR
|
||||||
|
description: EXTI IP Version register
|
||||||
|
byte_offset: 1012
|
||||||
|
access: Read
|
||||||
|
fieldset: VERR
|
||||||
|
- name: IPIDR
|
||||||
|
description: Identification register
|
||||||
|
byte_offset: 1016
|
||||||
|
access: Read
|
||||||
|
fieldset: IPIDR
|
||||||
|
- name: SIDR
|
||||||
|
description: Size ID register
|
||||||
|
byte_offset: 1020
|
||||||
|
access: Read
|
||||||
|
fieldset: SIDR
|
||||||
|
fieldset/C1EMR1:
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
fields:
|
||||||
|
- name: EM0_15
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 16
|
||||||
|
- name: EM17_21
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 17
|
||||||
|
bit_size: 5
|
||||||
|
fieldset/C1EMR2:
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
fields:
|
||||||
|
- name: EM
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 2
|
||||||
|
fieldset/C1IMR1:
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
fields:
|
||||||
|
- name: IM
|
||||||
|
description: CPU(m) wakeup with interrupt Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 32
|
||||||
|
stride: 1
|
||||||
|
enum: MR
|
||||||
|
fieldset/C1IMR2:
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
fields:
|
||||||
|
- name: IM
|
||||||
|
description: CPUm Wakeup with interrupt Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 17
|
||||||
|
stride: 1
|
||||||
|
enum: MR
|
||||||
|
fieldset/C2EMR1:
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
fields:
|
||||||
|
- name: EM0_15
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 16
|
||||||
|
- name: EM17_21
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 17
|
||||||
|
bit_size: 5
|
||||||
|
fieldset/C2EMR2:
|
||||||
|
description: CPUm wakeup with event mask register
|
||||||
|
fields:
|
||||||
|
- name: EM
|
||||||
|
description: CPU(m) Wakeup with event generation Mask on Event input
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 2
|
||||||
|
fieldset/C2IMR1:
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
fields:
|
||||||
|
- name: IM
|
||||||
|
description: CPU(m) wakeup with interrupt Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 32
|
||||||
|
stride: 1
|
||||||
|
enum: MR
|
||||||
|
fieldset/C2IMR2:
|
||||||
|
description: CPUm wakeup with interrupt mask register
|
||||||
|
fields:
|
||||||
|
- name: IM
|
||||||
|
description: CPUm Wakeup with interrupt Mask on Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 17
|
||||||
|
stride: 1
|
||||||
|
enum: MR
|
||||||
|
fieldset/FTSR1:
|
||||||
|
description: falling trigger selection register
|
||||||
|
fields:
|
||||||
|
- name: FT
|
||||||
|
description: Falling trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 22
|
||||||
|
stride: 1
|
||||||
|
enum: FT
|
||||||
|
- name: FT_31
|
||||||
|
description: Falling trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 31
|
||||||
|
bit_size: 1
|
||||||
|
enum: FT
|
||||||
|
fieldset/FTSR2:
|
||||||
|
description: falling trigger selection register
|
||||||
|
fields:
|
||||||
|
- name: FT
|
||||||
|
description: Falling trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 1
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 0
|
||||||
|
enum: FT
|
||||||
|
- name: FT40_41
|
||||||
|
description: Falling trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
|
enum: FT
|
||||||
|
fieldset/HWCFGR1:
|
||||||
|
description: Hardware configuration register 1
|
||||||
|
fields:
|
||||||
|
- name: NBEVENTS
|
||||||
|
description: HW configuration number of event
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 8
|
||||||
|
- name: NBCPUS
|
||||||
|
description: HW configuration number of CPUs
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 4
|
||||||
|
- name: CPUEVTEN
|
||||||
|
description: HW configuration of CPU(m) event output enable
|
||||||
|
bit_offset: 12
|
||||||
|
bit_size: 4
|
||||||
|
fieldset/HWCFGR2:
|
||||||
|
description: Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: EVENT_TRG
|
||||||
|
description: HW configuration event trigger type
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/HWCFGR3:
|
||||||
|
description: Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: EVENT_TRG
|
||||||
|
description: HW configuration event trigger type
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/HWCFGR4:
|
||||||
|
description: Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: EVENT_TRG
|
||||||
|
description: HW configuration event trigger type
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/HWCFGR5:
|
||||||
|
description: Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: CPUEVENT
|
||||||
|
description: HW configuration CPU event generation
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/HWCFGR6:
|
||||||
|
description: Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: CPUEVENT
|
||||||
|
description: HW configuration CPU event generation
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/HWCFGR7:
|
||||||
|
description: EXTI Hardware configuration registers
|
||||||
|
fields:
|
||||||
|
- name: CPUEVENT
|
||||||
|
description: HW configuration CPU event generation
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/IPIDR:
|
||||||
|
description: Identification register
|
||||||
|
fields:
|
||||||
|
- name: IPID
|
||||||
|
description: IP Identification
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/PR1:
|
||||||
|
description: EXTI pending register
|
||||||
|
fields:
|
||||||
|
- name: PIF
|
||||||
|
description: Configurable event inputs Pending bit
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 22
|
||||||
|
stride: 1
|
||||||
|
enum_read: PRR
|
||||||
|
enum_write: PRW
|
||||||
|
- name: PIF_31
|
||||||
|
description: Configurable event inputs Pending bit
|
||||||
|
bit_offset: 31
|
||||||
|
bit_size: 1
|
||||||
|
enum_read: PRR
|
||||||
|
enum_write: PRW
|
||||||
|
fieldset/PR2:
|
||||||
|
description: pending register
|
||||||
|
fields:
|
||||||
|
- name: PIF
|
||||||
|
description: Configurable event inputs x+32 Pending bit.
|
||||||
|
bit_offset: 1
|
||||||
|
bit_size: 1
|
||||||
|
enum_read: PRR
|
||||||
|
enum_write: PRW
|
||||||
|
- name: PIF40_41
|
||||||
|
description: Configurable event inputs x+32 Pending bit.
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
|
enum_read: PRR
|
||||||
|
enum_write: PRW
|
||||||
|
fieldset/RTSR1:
|
||||||
|
description: rising trigger selection register
|
||||||
|
fields:
|
||||||
|
- name: RT
|
||||||
|
description: Rising trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 22
|
||||||
|
array:
|
||||||
|
len: 22
|
||||||
|
stride: 1
|
||||||
|
enum: RT
|
||||||
|
- name: RT_31
|
||||||
|
description: Rising trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 31
|
||||||
|
bit_size: 1
|
||||||
|
enum: RT
|
||||||
|
fieldset/RTSR2:
|
||||||
|
description: rising trigger selection register
|
||||||
|
fields:
|
||||||
|
- name: RT
|
||||||
|
description: Rising trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 1
|
||||||
|
bit_size: 1
|
||||||
|
enum: RT
|
||||||
|
- name: RT40_41
|
||||||
|
description: Rising trigger event configuration bit of Configurable Event input
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
|
enum: RT
|
||||||
|
fieldset/SIDR:
|
||||||
|
description: Size ID register
|
||||||
|
fields:
|
||||||
|
- name: SID
|
||||||
|
description: Size Identification
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 32
|
||||||
|
fieldset/SWIER1:
|
||||||
|
description: software interrupt event register
|
||||||
|
fields:
|
||||||
|
- name: SWI
|
||||||
|
description: Software interrupt on event
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 22
|
||||||
|
- name: SWI_31
|
||||||
|
description: Software interrupt on event
|
||||||
|
bit_offset: 31
|
||||||
|
bit_size: 1
|
||||||
|
fieldset/SWIER2:
|
||||||
|
description: software interrupt event register
|
||||||
|
fields:
|
||||||
|
- name: SWI
|
||||||
|
description: Software interrupt on event
|
||||||
|
bit_offset: 1
|
||||||
|
bit_size: 1
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 0
|
||||||
|
- name: SWI40_41
|
||||||
|
description: Software interrupt on event
|
||||||
|
bit_offset: 8
|
||||||
|
bit_size: 2
|
||||||
|
fieldset/VERR:
|
||||||
|
description: EXTI IP Version register
|
||||||
|
fields:
|
||||||
|
- name: MINREV
|
||||||
|
description: Minor Revision number
|
||||||
|
bit_offset: 0
|
||||||
|
bit_size: 4
|
||||||
|
- name: MAJREV
|
||||||
|
description: Major Revision number
|
||||||
|
bit_offset: 4
|
||||||
|
bit_size: 4
|
||||||
|
enum/FT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: Falling edge trigger is disabled
|
||||||
|
value: 0
|
||||||
|
- name: Enabled
|
||||||
|
description: Falling edge trigger is enabled
|
||||||
|
value: 1
|
||||||
|
enum/RT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: Falling edge trigger is disabled
|
||||||
|
value: 0
|
||||||
|
- name: Enabled
|
||||||
|
description: Falling edge trigger is enabled
|
||||||
|
value: 1
|
||||||
|
enum/MR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Masked
|
||||||
|
description: Interrupt request line is masked
|
||||||
|
value: 0
|
||||||
|
- name: Unmasked
|
||||||
|
description: Interrupt request line is unmasked
|
||||||
|
value: 1
|
||||||
|
enum/PRR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotPending
|
||||||
|
description: No trigger request occurred
|
||||||
|
value: 0
|
||||||
|
- name: Pending
|
||||||
|
description: Selected trigger request occurred
|
||||||
|
value: 1
|
||||||
|
enum/PRW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: Clears pending bit
|
||||||
|
value: 1
|
||||||
18
parse.py
18
parse.py
@ -1,5 +1,10 @@
|
|||||||
import xmltodict
|
import xmltodict
|
||||||
import yaml
|
import yaml
|
||||||
|
try:
|
||||||
|
from yaml import CSafeLoader as SafeLoader
|
||||||
|
except ImportError:
|
||||||
|
from yaml import SafeLoader
|
||||||
|
|
||||||
import re
|
import re
|
||||||
import json
|
import json
|
||||||
import os
|
import os
|
||||||
@ -66,7 +71,7 @@ def children(x, key):
|
|||||||
headers_parsed = {}
|
headers_parsed = {}
|
||||||
header_map = {}
|
header_map = {}
|
||||||
with open('header_map.yaml', 'r') as f:
|
with open('header_map.yaml', 'r') as f:
|
||||||
y = yaml.load(f, Loader=yaml.SafeLoader)
|
y = yaml.load(f, Loader=SafeLoader)
|
||||||
for header, chips in y.items():
|
for header, chips in y.items():
|
||||||
for chip in chips.split(','):
|
for chip in chips.split(','):
|
||||||
header_map[chip.strip().lower()] = header.lower()
|
header_map[chip.strip().lower()] = header.lower()
|
||||||
@ -556,6 +561,7 @@ def parse_chips():
|
|||||||
#print("Defining for core", core_name)
|
#print("Defining for core", core_name)
|
||||||
|
|
||||||
# Gather all interrupts and defines for this core
|
# Gather all interrupts and defines for this core
|
||||||
|
|
||||||
interrupts = h['interrupts'][core_name]
|
interrupts = h['interrupts'][core_name]
|
||||||
defines = h['defines'][core_name]
|
defines = h['defines'][core_name]
|
||||||
|
|
||||||
@ -605,7 +611,7 @@ def parse_chips():
|
|||||||
family_extra = "data/extra/family/" + chip['family'] + ".yaml"
|
family_extra = "data/extra/family/" + chip['family'] + ".yaml"
|
||||||
if os.path.exists(family_extra):
|
if os.path.exists(family_extra):
|
||||||
with open(family_extra) as extra_f:
|
with open(family_extra) as extra_f:
|
||||||
extra = yaml.load(extra_f, Loader=yaml.SafeLoader)
|
extra = yaml.load(extra_f, Loader=SafeLoader)
|
||||||
for (extra_name, extra_p) in extra['peripherals'].items():
|
for (extra_name, extra_p) in extra['peripherals'].items():
|
||||||
peris[extra_name] = extra_p
|
peris[extra_name] = extra_p
|
||||||
|
|
||||||
@ -637,10 +643,15 @@ def parse_chips():
|
|||||||
|
|
||||||
# EXTI is not in the cubedb XMLs
|
# EXTI is not in the cubedb XMLs
|
||||||
if addr := defines.get('EXTI_BASE'):
|
if addr := defines.get('EXTI_BASE'):
|
||||||
|
if chip_name.startswith("STM32WB55"):
|
||||||
|
block = 'exti_wb55/EXTI'
|
||||||
|
else:
|
||||||
|
block = 'exti_v1/EXTI'
|
||||||
|
|
||||||
peris['EXTI'] = OrderedDict({
|
peris['EXTI'] = OrderedDict({
|
||||||
'address': addr,
|
'address': addr,
|
||||||
'kind': 'EXTI',
|
'kind': 'EXTI',
|
||||||
'block': 'exti_v1/EXTI',
|
'block': block,
|
||||||
})
|
})
|
||||||
|
|
||||||
# FLASH is not in the cubedb XMLs
|
# FLASH is not in the cubedb XMLs
|
||||||
@ -675,6 +686,7 @@ def parse_chips():
|
|||||||
if block := match_peri(kind):
|
if block := match_peri(kind):
|
||||||
crs_peri['block'] = block
|
crs_peri['block'] = block
|
||||||
peris['CRS'] = crs_peri
|
peris['CRS'] = crs_peri
|
||||||
|
|
||||||
core['peripherals'] = peris
|
core['peripherals'] = peris
|
||||||
|
|
||||||
# remove all pins from the root of the chip before emitting.
|
# remove all pins from the root of the chip before emitting.
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user