H7 RCC: Make more arrays
This commit is contained in:
parent
4199b328ee
commit
2dda36bd49
@ -3736,20 +3736,13 @@ fieldset/PLLCFGR:
|
|||||||
len: 3
|
len: 3
|
||||||
stride: 4
|
stride: 4
|
||||||
enum: PLL1VCOSEL
|
enum: PLL1VCOSEL
|
||||||
- name: PLL1RGE
|
- name: PLLRGE
|
||||||
description: PLL1 input frequency range
|
description: PLL1 input frequency range
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
enum: PLL1RGE
|
array:
|
||||||
- name: PLL2RGE
|
len: 3
|
||||||
description: PLL2 input frequency range
|
stride: 4
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 2
|
|
||||||
enum: PLL1RGE
|
|
||||||
- name: PLL3RGE
|
|
||||||
description: PLL3 input frequency range
|
|
||||||
bit_offset: 10
|
|
||||||
bit_size: 2
|
|
||||||
enum: PLL1RGE
|
enum: PLL1RGE
|
||||||
- name: DIVPEN
|
- name: DIVPEN
|
||||||
description: PLL1 DIVP divider output enable
|
description: PLL1 DIVP divider output enable
|
||||||
|
Loading…
x
Reference in New Issue
Block a user