rcc/h7: more otg fixes.
This commit is contained in:
parent
eaa0ba1cd7
commit
070da63d3c
@ -372,11 +372,7 @@ fieldset/AHB1LPENR:
|
|||||||
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 25
|
bit_offset: 25
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB_OTG_HSHSULPILPEN
|
- name: USB_OTG_HS_ULPILPEN
|
||||||
description: USB_PHY1 clock enable during CSleep mode
|
|
||||||
bit_offset: 26
|
|
||||||
bit_size: 1
|
|
||||||
- name: USB1ULPILPEN
|
|
||||||
description: USB_PHY1 clock enable during CSleep mode
|
description: USB_PHY1 clock enable during CSleep mode
|
||||||
bit_offset: 26
|
bit_offset: 26
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -384,11 +380,7 @@ fieldset/AHB1LPENR:
|
|||||||
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 27
|
bit_offset: 27
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB_OTG_FSHSULPILPEN
|
- name: USB_OTG_FS_ULPILPEN
|
||||||
description: USB_PHY2 clocks enable during CSleep mode
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 1
|
|
||||||
- name: USB2ULPILPEN
|
|
||||||
description: USB_PHY2 clocks enable during CSleep mode
|
description: USB_PHY2 clocks enable during CSleep mode
|
||||||
bit_offset: 28
|
bit_offset: 28
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -1811,7 +1803,7 @@ fieldset/C1_AHB1ENR:
|
|||||||
description: USB_OTG_HS Peripheral Clocks Enable
|
description: USB_OTG_HS Peripheral Clocks Enable
|
||||||
bit_offset: 25
|
bit_offset: 25
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB1ULPIEN
|
- name: USB_OTG_HS_ULPIEN
|
||||||
description: USB_PHY1 Clocks Enable
|
description: USB_PHY1 Clocks Enable
|
||||||
bit_offset: 26
|
bit_offset: 26
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -1819,7 +1811,7 @@ fieldset/C1_AHB1ENR:
|
|||||||
description: USB_OTG_FS Peripheral Clocks Enable
|
description: USB_OTG_FS Peripheral Clocks Enable
|
||||||
bit_offset: 27
|
bit_offset: 27
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB2ULPIEN
|
- name: USB_OTG_FS_ULPIEN
|
||||||
description: USB_PHY2 Clocks Enable
|
description: USB_PHY2 Clocks Enable
|
||||||
bit_offset: 28
|
bit_offset: 28
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -1858,7 +1850,7 @@ fieldset/C1_AHB1LPENR:
|
|||||||
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 25
|
bit_offset: 25
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB1ULPILPEN
|
- name: USB_OTG_HS_ULPILPEN
|
||||||
description: USB_PHY1 clock enable during CSleep mode
|
description: USB_PHY1 clock enable during CSleep mode
|
||||||
bit_offset: 26
|
bit_offset: 26
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -1866,7 +1858,7 @@ fieldset/C1_AHB1LPENR:
|
|||||||
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 27
|
bit_offset: 27
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB2ULPILPEN
|
- name: USB_OTG_FS_ULPILPEN
|
||||||
description: USB_PHY2 clocks enable during CSleep mode
|
description: USB_PHY2 clocks enable during CSleep mode
|
||||||
bit_offset: 28
|
bit_offset: 28
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
@ -296,11 +296,7 @@ fieldset/AHB1LPENR:
|
|||||||
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
description: USB_OTG_HS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 25
|
bit_offset: 25
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB_OTG_HSHSULPILPEN
|
- name: USB_OTG_HS_ULPILPEN
|
||||||
description: USB_PHY1 clock enable during CSleep mode
|
|
||||||
bit_offset: 26
|
|
||||||
bit_size: 1
|
|
||||||
- name: USB1ULPILPEN
|
|
||||||
description: USB_PHY1 clock enable during CSleep mode
|
description: USB_PHY1 clock enable during CSleep mode
|
||||||
bit_offset: 26
|
bit_offset: 26
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -308,11 +304,7 @@ fieldset/AHB1LPENR:
|
|||||||
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
description: USB_OTG_FS peripheral clock enable during CSleep mode
|
||||||
bit_offset: 27
|
bit_offset: 27
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: USB_OTG_FSHSULPILPEN
|
- name: USB_OTG_FS_ULPILPEN
|
||||||
description: USB_PHY2 clocks enable during CSleep mode
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 1
|
|
||||||
- name: USB2ULPILPEN
|
|
||||||
description: USB_PHY2 clocks enable during CSleep mode
|
description: USB_PHY2 clocks enable during CSleep mode
|
||||||
bit_offset: 28
|
bit_offset: 28
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
Loading…
x
Reference in New Issue
Block a user