114 lines
1.5 KiB
YAML
114 lines
1.5 KiB
YAML
ADC1: 0
|
|
ADC4: 1
|
|
DAC1_CH1: 2
|
|
DAC1_CH2: 3
|
|
TIM6_UPD: 4
|
|
TIM7_UPD: 5
|
|
SPI1_RX: 6
|
|
SPI1_TX: 7
|
|
SPI2_RX: 8
|
|
SPI2_TX: 9
|
|
SPI3_RX: 10
|
|
SPI3_TX: 11
|
|
I2C1_RX: 12
|
|
I2C1_TX: 13
|
|
I2C1_EVC: 14
|
|
I2C2_RX: 15
|
|
I2C2_TX: 16
|
|
I2C2_EVC: 17
|
|
I2C3_RX: 18
|
|
I2C3_TX: 19
|
|
I2C3_EVC: 20
|
|
I2C4_RX: 21
|
|
I2C4_TX: 22
|
|
I2C4_EVC: 23
|
|
USART1_RX: 24
|
|
USART1_TX: 25
|
|
USART2_RX: 26
|
|
USART2_TX: 27
|
|
USART3_RX: 28
|
|
USART3_TX: 29
|
|
UART4_RX: 30
|
|
UART4_TX: 31
|
|
UART5_RX: 32
|
|
UART5_TX: 33
|
|
LPUART1_RX: 34
|
|
LPUART1_TX: 35
|
|
SAI1_A: 36
|
|
SAI1_B: 37
|
|
SAI2_A: 38
|
|
SAI2_B: 39
|
|
OCTOSPI1: 40
|
|
OCTOSPI2: 41
|
|
TIM1_CC1: 42
|
|
TIM1_CC2: 43
|
|
TIM1_CC3: 44
|
|
TIM1_CC4: 45
|
|
TIM1_UPD: 46
|
|
TIM1_TRG: 47
|
|
TIM1_COM: 48
|
|
TIM8_CC1: 49
|
|
TIM8_CC2: 50
|
|
TIM8_CC3: 51
|
|
TIM8_CC4: 52
|
|
TIM8_UPD: 53
|
|
TIM8_TRG: 54
|
|
TIM8_COM: 55
|
|
TIM2_CC1: 56
|
|
TIM2_CC2: 57
|
|
TIM2_CC3: 58
|
|
TIM2_CC4: 59
|
|
TIM2_UPD: 60
|
|
TIM3_CC1: 61
|
|
TIM3_CC2: 62
|
|
TIM3_CC3: 63
|
|
TIM3_CC4: 64
|
|
TIM3_UPD: 65
|
|
TIM3_TRG: 66
|
|
TIM4_CC1: 67
|
|
TIM4_CC2: 68
|
|
TIM4_CC3: 69
|
|
TIM4_CC4: 70
|
|
TIM4_UPD: 71
|
|
TIM5_CC1: 72
|
|
TIM5_CC2: 73
|
|
TIM5_CC3: 74
|
|
TIM5_CC4: 75
|
|
TIM5_UPD: 76
|
|
TIM5_TRG: 77
|
|
TIM15_CC1: 78
|
|
TIM15_UPD: 79
|
|
TIM15_TRG: 80
|
|
TIM15_COM: 81
|
|
TIM16_CC1: 82
|
|
TIM16_UPD: 83
|
|
TIM17_CC1: 84
|
|
TIM17_UPD: 85
|
|
DCMI: 86
|
|
AES_IN: 87
|
|
AES_OUT: 88
|
|
HASH_IN: 89
|
|
UCPD1_TX: 90
|
|
UCPD1_RX: 91
|
|
MDF1_FLT0: 92
|
|
MDF1_FLT1: 93
|
|
MDF1_FLT2: 94
|
|
MDF1_FLT3: 95
|
|
MDF1_FLT4: 96
|
|
MDF1_FLT5: 97
|
|
ADF1_FLT0: 98
|
|
FMAC_READ: 99
|
|
FMAC_WRITE: 100
|
|
CORDIC_READ: 101
|
|
CORDIC_WRITE: 102
|
|
SAES_IN: 103
|
|
SAES_OUT: 104
|
|
LPTIM1_IC1: 105
|
|
LPTIM1_IC2: 106
|
|
LPTIM1_UE: 107
|
|
LPTIM2_IC1: 108
|
|
LPTIM2_IC2: 109
|
|
LPTIM2_UE: 110
|
|
LPTIM3_IC1: 111
|
|
LPTIM3_IC2: 112
|
|
LPTIM3_UE: 113 |