63 lines
2.8 KiB
YAML
63 lines
2.8 KiB
YAML
block/VREFBUF:
|
|
description: Voltage reference buffer.
|
|
items:
|
|
- name: CSR
|
|
description: VREFBUF control and status register.
|
|
byte_offset: 0
|
|
fieldset: CSR
|
|
- name: CCR
|
|
description: VREFBUF calibration control register.
|
|
byte_offset: 4
|
|
fieldset: CCR
|
|
fieldset/CCR:
|
|
description: VREFBUF calibration control register.
|
|
fields:
|
|
- name: TRIM
|
|
description: 'Trimming code The TRIM code is a 6-bit unsigned data (minimum 000000, maximum 111111) that is set and updated according the mechanism described below. Reset: TRIM[5:0] is automatically initialized with the VRS = 0 trimming value stored in the Flash memory during the production test. VRS change: TRIM[5:0] is automatically initialized with the trimming value (corresponding to VRS setting) stored in the Flash memory during the production test. Write in TRIM[5:0]: User can modify the TRIM[5:0] with an arbitrary value. This is permanently disabling the control of the trimming value with VRS (until the device is reset). Note: If the user application performs the trimming, the trimming code must start from 000000 to 111111 in ascending order.'
|
|
bit_offset: 0
|
|
bit_size: 6
|
|
fieldset/CSR:
|
|
description: VREFBUF control and status register.
|
|
fields:
|
|
- name: ENVR
|
|
description: Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode.
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: HIZ
|
|
description: High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to for the mode descriptions depending on ENVR bit configuration.
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
enum: HIZ
|
|
- name: VRR
|
|
description: Voltage reference buffer ready.
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: VRS
|
|
description: 'Voltage reference scale These bits select the value generated by the voltage reference buffer. VRS = 000: VREFBUF0 voltage selected. VRS = 001: VREFBUF1 voltage selected. VRS = 010: VREFBUF2 voltage selected. VRS = 011: VREFBUF3 voltage selected. Others: Reserved Note: Refer to the product datasheet for each VREFBUFx voltage setting value. The software can program this bitfield only when the VREFBUF is disabled (ENVR=0).'
|
|
bit_offset: 4
|
|
bit_size: 3
|
|
enum: VRS
|
|
enum/HIZ:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Connected
|
|
description: VREF+ pin is internally connected to the voltage reference buffer output.
|
|
value: 0
|
|
- name: HighZ
|
|
description: VREF+ pin is high impedance.
|
|
value: 1
|
|
enum/VRS:
|
|
bit_size: 3
|
|
variants:
|
|
- name: Vref0
|
|
description: Voltage reference set to VREF_OUT1 (around 2.048 V).
|
|
value: 0
|
|
- name: Vref1
|
|
description: Voltage reference set to VREF_OUT2 (around 2.5 V).
|
|
value: 1
|
|
- name: Vref2
|
|
description: Voltage reference set to VREF_OUT2 (around 2.5 V).
|
|
value: 2
|
|
- name: Vref3
|
|
description: Voltage reference set to VREF_OUT2 (around 2.5 V).
|
|
value: 3 |