258 lines
5.3 KiB
YAML
258 lines
5.3 KiB
YAML
block/FLASH:
|
|
description: Flash
|
|
items:
|
|
- name: ACR
|
|
description: Flash access control register
|
|
byte_offset: 0
|
|
fieldset: ACR
|
|
- name: KEYR
|
|
description: Flash key register
|
|
byte_offset: 4
|
|
access: Write
|
|
- name: OPTKEYR
|
|
description: Flash option key register
|
|
byte_offset: 8
|
|
access: Write
|
|
- name: SR
|
|
description: Flash status register
|
|
byte_offset: 12
|
|
fieldset: SR
|
|
- name: CR
|
|
description: Flash control register
|
|
byte_offset: 16
|
|
fieldset: CR
|
|
- name: AR
|
|
description: Flash address register
|
|
byte_offset: 20
|
|
access: Write
|
|
fieldset: AR
|
|
- name: OBR
|
|
description: Option byte register
|
|
byte_offset: 28
|
|
access: Read
|
|
fieldset: OBR
|
|
- name: WRPR
|
|
description: Write protection register
|
|
byte_offset: 32
|
|
access: Read
|
|
fieldset: WRPR
|
|
fieldset/ACR:
|
|
description: Flash access control register
|
|
fields:
|
|
- name: LATENCY
|
|
description: LATENCY
|
|
bit_offset: 0
|
|
bit_size: 3
|
|
enum: LATENCY
|
|
- name: PRFTBE
|
|
description: Prefetch buffer enable
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: PRFTBS
|
|
description: Prefetch buffer status
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
fieldset/AR:
|
|
description: Flash address register
|
|
fields:
|
|
- name: FAR
|
|
description: Flash address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/CR:
|
|
description: Flash control register
|
|
fields:
|
|
- name: PG
|
|
description: Programming
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: PER
|
|
description: Page erase
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: MER
|
|
description: Mass erase
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: OPTPG
|
|
description: Option byte programming
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: OPTER
|
|
description: Option byte erase
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: STRT
|
|
description: Start
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: LOCK
|
|
description: Lock
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: OPTWRE
|
|
description: Option bytes write enable
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: ERRIE
|
|
description: Error interrupt enable
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: EOPIE
|
|
description: End of operation interrupt enable
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: FORCE_OPTLOAD
|
|
description: Force option byte loading
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
fieldset/OBR:
|
|
description: Option byte register
|
|
fields:
|
|
- name: OPTERR
|
|
description: Option byte error
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: RDPRT
|
|
description: Read protection level status
|
|
bit_offset: 1
|
|
bit_size: 2
|
|
enum: RDPRT
|
|
- name: WDG_SW
|
|
description: WDG_SW
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
enum: WDG_SW
|
|
- name: nRST_STOP
|
|
description: nRST_STOP
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
enum: nRST_STOP
|
|
- name: nRST_STDBY
|
|
description: nRST_STDBY
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
enum: nRST_STDBY
|
|
- name: nBOOT0
|
|
description: nBOOT0
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: nBOOT1
|
|
description: BOOT1
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: VDDA_MONITOR
|
|
description: VDDA power supply supervisor enabled
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: RAM_PARITY_CHECK
|
|
description: RAM_PARITY_CHECK
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
enum: RAM_PARITY_CHECK
|
|
- name: BOOT_SEL
|
|
description: BOOT_SEL
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
enum: BOOT_SEL
|
|
- name: Data0
|
|
description: Data0
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: Data1
|
|
description: Data1
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/SR:
|
|
description: Flash status register
|
|
fields:
|
|
- name: BSY
|
|
description: Busy
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: PGERR
|
|
description: Programming error
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: WRPRT
|
|
description: Write protection error
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: EOP
|
|
description: End of operation
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
fieldset/WRPR:
|
|
description: Write protection register
|
|
fields:
|
|
- name: WRP
|
|
description: Write protect
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
enum/BOOT_SEL:
|
|
bit_size: 1
|
|
variants:
|
|
- name: nBOOT0
|
|
description: BOOT0 signal is defined by nBOOT0 option bit
|
|
value: 0
|
|
- name: BOOT0
|
|
description: BOOT0 signal is defined by BOOT0 pin value (legacy mode)
|
|
value: 1
|
|
enum/LATENCY:
|
|
bit_size: 3
|
|
variants:
|
|
- name: WS0
|
|
description: 0 wait states
|
|
value: 0
|
|
- name: WS1
|
|
description: 1 wait state
|
|
value: 1
|
|
enum/RAM_PARITY_CHECK:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Enabled
|
|
description: RAM parity check enabled
|
|
value: 0
|
|
- name: Disabled
|
|
description: RAM parity check disabled
|
|
value: 1
|
|
enum/RDPRT:
|
|
bit_size: 2
|
|
variants:
|
|
- name: Level0
|
|
description: Level 0
|
|
value: 0
|
|
- name: Level1
|
|
description: Level 1
|
|
value: 1
|
|
- name: Level2
|
|
description: Level 2
|
|
value: 3
|
|
enum/WDG_SW:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Hardware
|
|
description: Hardware watchdog
|
|
value: 0
|
|
- name: Software
|
|
description: Software watchdog
|
|
value: 1
|
|
enum/nRST_STDBY:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Reset
|
|
description: Reset generated when entering Standby mode
|
|
value: 0
|
|
- name: NoReset
|
|
description: No reset generated
|
|
value: 1
|
|
enum/nRST_STOP:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Reset
|
|
description: Reset generated when entering Stop mode
|
|
value: 0
|
|
- name: NoReset
|
|
description: No reset generated
|
|
value: 1
|