50 lines
644 B
YAML
50 lines
644 B
YAML
ADC4: 0
|
|
SPI1_RX: 1
|
|
SPI1_TX: 2
|
|
SPI3_RX: 3
|
|
SPI3_TX: 4
|
|
I2C1_RX: 5
|
|
I2C1_TX: 6
|
|
I2C1_EVC: 7
|
|
I2C3_RX: 8
|
|
I2C3_TX: 9
|
|
I2C3_EVC: 10
|
|
USART1_RX: 11
|
|
USART1_TX: 12
|
|
USART2_RX: 13
|
|
USART2_TX: 14
|
|
LPUART1_RX: 15
|
|
LPUART1_TX: 16
|
|
TIM1_CC1: 19
|
|
TIM1_CC2: 20
|
|
TIM1_CC3: 21
|
|
TIM1_CC4: 22
|
|
TIM1_UPD: 23
|
|
TIM1_TRG: 24
|
|
TIM1_COM: 25
|
|
TIM2_CC1: 26
|
|
TIM2_CC2: 27
|
|
TIM2_CC3: 28
|
|
TIM2_CC4: 29
|
|
TIM2_UPD: 30
|
|
TIM3_CC1: 31
|
|
TIM3_CC2: 32
|
|
TIM3_CC3: 33
|
|
TIM3_CC4: 34
|
|
TIM3_UPD: 35
|
|
TIM3_TRG: 36
|
|
TIM16_CC1: 37
|
|
TIM16_UPD: 38
|
|
TIM17_CC1: 39
|
|
TIM17_UPD: 40
|
|
AES_IN: 41
|
|
AES_OUT: 42
|
|
HASH_IN: 43
|
|
SAES_IN: 44
|
|
SAES_OUT: 45
|
|
LPTIM1_IC1: 46
|
|
LPTIM1_IC2: 47
|
|
LPTIM1_UE: 48
|
|
LPTIM2_IC1: 49
|
|
LPTIM2_IC2: 50
|
|
LPTIM2_UE: 51 |