475 lines
12 KiB
YAML
475 lines
12 KiB
YAML
block/PWR:
|
|
description: Power control
|
|
items:
|
|
- name: CR1
|
|
description: Power control register 1
|
|
byte_offset: 0
|
|
fieldset: CR1
|
|
- name: CR2
|
|
description: Power control register 2
|
|
byte_offset: 4
|
|
fieldset: CR2
|
|
- name: CR3
|
|
description: Power control register 3
|
|
byte_offset: 8
|
|
fieldset: CR3
|
|
- name: CR4
|
|
description: Power control register 4
|
|
byte_offset: 12
|
|
fieldset: CR4
|
|
- name: SR1
|
|
description: Power status register 1
|
|
byte_offset: 16
|
|
access: Read
|
|
fieldset: SR1
|
|
- name: SR2
|
|
description: Power status register 2
|
|
byte_offset: 20
|
|
access: Read
|
|
fieldset: SR2
|
|
- name: SCR
|
|
description: Power status clear register
|
|
byte_offset: 24
|
|
access: Write
|
|
fieldset: SCR
|
|
- name: CR5
|
|
description: Power control register 5
|
|
byte_offset: 28
|
|
fieldset: CR5
|
|
- name: PUCRA
|
|
description: Power Port A pull-up control register
|
|
byte_offset: 32
|
|
fieldset: PXCR
|
|
- name: PDCRA
|
|
description: Power Port A pull-down control register
|
|
byte_offset: 36
|
|
fieldset: PXCR
|
|
- name: PUCRB
|
|
description: Power Port B pull-up control register
|
|
byte_offset: 40
|
|
fieldset: PXCR
|
|
- name: PDCRB
|
|
description: Power Port B pull-down control register
|
|
byte_offset: 44
|
|
fieldset: PXCR
|
|
- name: PUCRC
|
|
description: Power Port C pull-up control register
|
|
byte_offset: 48
|
|
fieldset: PXCR
|
|
- name: PDCRC
|
|
description: Power Port C pull-down control register
|
|
byte_offset: 52
|
|
fieldset: PXCR
|
|
- name: PUCRD
|
|
description: Power Port D pull-up control register
|
|
byte_offset: 56
|
|
fieldset: PXCR
|
|
- name: PDCRD
|
|
description: Power Port D pull-down control register
|
|
byte_offset: 60
|
|
fieldset: PXCR
|
|
- name: PUCRE
|
|
description: Power Port E pull-up control register
|
|
byte_offset: 64
|
|
fieldset: PXCR
|
|
- name: PDCRE
|
|
description: Power Port E pull-down control register
|
|
byte_offset: 68
|
|
fieldset: PXCR
|
|
- name: PUCRH
|
|
description: Power Port H pull-up control register
|
|
byte_offset: 88
|
|
fieldset: PXCR
|
|
- name: PDCRH
|
|
description: Power Port H pull-down control register
|
|
byte_offset: 92
|
|
fieldset: PXCR
|
|
- name: C2CR1
|
|
description: CPU2 Power control register 1
|
|
byte_offset: 128
|
|
fieldset: C2CR1
|
|
- name: C2CR3
|
|
description: CPU2 Power control register 3
|
|
byte_offset: 132
|
|
fieldset: C2CR3
|
|
- name: EXTSCR
|
|
description: Power status clear register
|
|
byte_offset: 136
|
|
fieldset: EXTSCR
|
|
fieldset/C2CR1:
|
|
description: CPU2 Power control register 1
|
|
fields:
|
|
- name: LPMS
|
|
description: Low-power mode selection for CPU2
|
|
bit_offset: 0
|
|
bit_size: 3
|
|
- name: FPDR
|
|
description: Flash power down mode during LPRun for CPU2
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: FPDS
|
|
description: Flash power down mode during LPSleep for CPU2
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: BLEEWKUP
|
|
description: BLE external wakeup signal
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: _802EWKUP
|
|
description: 802.15.4 external wakeup signal
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/C2CR3:
|
|
description: CPU2 Power control register 3
|
|
fields:
|
|
- name: EWUP
|
|
description: Enable Wakeup pin
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 5
|
|
stride: 1
|
|
- name: EBLEWUP
|
|
description: Enable BLE host wakeup interrupt for CPU2
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: E802WUP
|
|
description: Enable 802.15.4 host wakeup interrupt for CPU2
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: APC
|
|
description: Apply pull-up and pull-down configuration for CPU2
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: EIWUL
|
|
description: Enable internal wakeup line for CPU2
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/CR1:
|
|
description: Power control register 1
|
|
fields:
|
|
- name: LPMS
|
|
description: Low-power mode selection for CPU1
|
|
bit_offset: 0
|
|
bit_size: 3
|
|
- name: FPDR
|
|
description: Flash power down mode during LPRun for CPU1
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: FPDS
|
|
description: Flash power down mode during LPsSleep for CPU1
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: DBP
|
|
description: Disable backup domain write protection
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: VOS
|
|
description: Voltage scaling range selection
|
|
bit_offset: 9
|
|
bit_size: 2
|
|
enum: VOS
|
|
- name: LPR
|
|
description: Low-power run
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
fieldset/CR2:
|
|
description: Power control register 2
|
|
fields:
|
|
- name: PVDE
|
|
description: Power voltage detector enable
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: PLS
|
|
description: Power voltage detector level selection
|
|
bit_offset: 1
|
|
bit_size: 3
|
|
- name: PVME1
|
|
description: 'Peripheral voltage monitoring 1 enable: VDDUSB vs. 1.2V'
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: PVME3
|
|
description: 'Peripheral voltage monitoring 3 enable: VDDA vs. 1.62V'
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: USV
|
|
description: VDDUSB USB supply valid
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
fieldset/CR3:
|
|
description: Power control register 3
|
|
fields:
|
|
- name: EWUP
|
|
description: Enable Wakeup pin
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 5
|
|
stride: 1
|
|
- name: EBORHSDFB
|
|
description: Enable BORH and Step Down counverter forced in Bypass interrups for CPU1
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: RRS
|
|
description: SRAM2a retention in Standby mode
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: APC
|
|
description: Apply pull-up and pull-down configuration
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: EBLEA
|
|
description: Enable BLE end of activity interrupt for CPU1
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: ECRPE
|
|
description: Enable critical radio phase end of activity interrupt for CPU1
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: E802A
|
|
description: Enable end of activity interrupt for CPU1
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: EC2H
|
|
description: Enable CPU2 Hold interrupt for CPU1
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: EIWUL
|
|
description: Enable internal wakeup line for CPU1
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/CR4:
|
|
description: Power control register 4
|
|
fields:
|
|
- name: WP1
|
|
description: Wakeup pin WKUP1 polarity
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 5
|
|
stride: 1
|
|
- name: VBE
|
|
description: VBAT battery charging enable
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: VBRS
|
|
description: VBAT battery charging resistor selection
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: C2BOOT
|
|
description: BOOT CPU2 after reset or wakeup from Stop or Standby modes
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/CR5:
|
|
description: Power control register 5
|
|
fields:
|
|
- name: SDVOS
|
|
description: Step Down converter voltage output scaling
|
|
bit_offset: 0
|
|
bit_size: 4
|
|
- name: SDSC
|
|
description: Step Down converter supplt startup current selection
|
|
bit_offset: 4
|
|
bit_size: 3
|
|
- name: BORHC
|
|
description: BORH configuration selection
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: SMPSCFG
|
|
description: VOS configuration selection (non user)
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: SDBEN
|
|
description: Enable Step Down converter Bypass mode enabled
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: SDEB
|
|
description: Enable Step Down converter SMPS mode enabled
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/EXTSCR:
|
|
description: Power status clear register
|
|
fields:
|
|
- name: C1CSSF
|
|
description: Clear CPU1 Stop Standby flags
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: C2CSSF
|
|
description: Clear CPU2 Stop Standby flags
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: CCRPF
|
|
description: Clear Critical Radio system phase
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: C1SBF
|
|
description: System Standby flag for CPU1
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: C1STOPF
|
|
description: System Stop flag for CPU1
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: C2SBF
|
|
description: System Standby flag for CPU2
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: C2STOPF
|
|
description: System Stop flag for CPU2
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: CRPF
|
|
description: Critical Radio system phase
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: C1DS
|
|
description: CPU1 deepsleep mode
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: C2DS
|
|
description: CPU2 deepsleep mode
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/PXCR:
|
|
description: Power Port pull-up/down control register
|
|
fields:
|
|
- name: PD
|
|
description: Port A pull-up/down bit y (y=0..15)
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 16
|
|
stride: 1
|
|
fieldset/SCR:
|
|
description: Power status clear register
|
|
fields:
|
|
- name: CWUF
|
|
description: Clear wakeup flag 1
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 5
|
|
stride: 1
|
|
- name: CSMPSFBF
|
|
description: Clear SMPS Step Down converter forced in Bypass interrupt flag
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: CBORHF
|
|
description: Clear BORH interrupt flag
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: CBLEWUF
|
|
description: Clear BLE wakeup interrupt flag
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: C802WUF
|
|
description: Clear 802.15.4 wakeup interrupt flag
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: CCRPEF
|
|
description: Clear critical radio phase end of activity interrupt flag
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: CBLEAF
|
|
description: Clear BLE end of activity interrupt flag
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: C802AF
|
|
description: Clear 802.15.4 end of activity interrupt flag
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: CC2HF
|
|
description: Clear CPU2 Hold interrupt flag
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
fieldset/SR1:
|
|
description: Power status register 1
|
|
fields:
|
|
- name: CWUF
|
|
description: Wakeup flag 1
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 5
|
|
stride: 1
|
|
- name: SDFBF
|
|
description: Step Down converter forced in Bypass interrupt flag
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: BORHF
|
|
description: BORH interrupt flag
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: BLEWUF
|
|
description: BLE wakeup interrupt flag
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: _802WUF
|
|
description: 802.15.4 wakeup interrupt flag
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: CRPEF
|
|
description: Enable critical radio phase end of activity interrupt flag
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: BLEAF
|
|
description: BLE end of activity interrupt flag
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: AF802
|
|
description: 802.15.4 end of activity interrupt flag
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: C2HF
|
|
description: CPU2 Hold interrupt flag
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: WUFI
|
|
description: Internal Wakeup interrupt flag
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/SR2:
|
|
description: Power status register 2
|
|
fields:
|
|
- name: SDBF
|
|
description: Step Down converter Bypass mode flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SDSMPSF
|
|
description: Step Down converter SMPS mode flag
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: REGLPS
|
|
description: Low-power regulator started
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: REGLPF
|
|
description: Low-power regulator flag
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: VOSF
|
|
description: Voltage scaling flag
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: PVDO
|
|
description: Power voltage detector output
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: PVMO1
|
|
description: 'Peripheral voltage monitoring output: VDDUSB vs. 1.2 V'
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: PVMO3
|
|
description: 'Peripheral voltage monitoring output: VDDA vs. 1.62 V'
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
enum/VOS:
|
|
bit_size: 2
|
|
variants:
|
|
- name: Range1
|
|
description: Range 1
|
|
value: 1
|
|
- name: Range2
|
|
description: Range 2
|
|
value: 2
|