this is a special case, as most data sources don't mention this as a separate peripheral at all, and those that do don't handle the offsets in the case of multiple FDCANS H7 chips have a single 10KB block shared between all FDCANs
11 lines
186 B
YAML
11 lines
186 B
YAML
block/FDCANRAM:
|
|
description: FDCAN Message RAM
|
|
items:
|
|
- name: RAM
|
|
description: FDCAN Message RAM
|
|
array:
|
|
len: 2560
|
|
stride: 4
|
|
byte_offset: 0
|
|
bit_size: 32
|