182 lines
4.9 KiB
YAML
182 lines
4.9 KiB
YAML
---
|
|
block/DBGMCU:
|
|
description: Microcontroller Debug Unit
|
|
items:
|
|
- name: IDCODER
|
|
description: DBGMCU Identity Code Register
|
|
byte_offset: 0
|
|
access: Read
|
|
fieldset: IDCODER
|
|
- name: CR
|
|
description: DBGMCU Configuration Register
|
|
byte_offset: 4
|
|
fieldset: CR
|
|
- name: APB1FZR1
|
|
description: DBGMCU CPU1 APB1 Peripheral Freeze Register 1
|
|
byte_offset: 60
|
|
fieldset: APB1FZR1
|
|
- name: C2APB1FZR1
|
|
description: "DBGMCU CPU2 APB1 Peripheral Freeze Register 1 [dual core device"
|
|
byte_offset: 64
|
|
fieldset: C2APB1FZR1
|
|
- name: APB1FZR2
|
|
description: DBGMCU CPU1 APB1 Peripheral Freeze Register 2
|
|
byte_offset: 68
|
|
fieldset: APB1FZR2
|
|
- name: C2APB1FZR2
|
|
description: "DBGMCU CPU2 APB1 Peripheral Freeze Register 2 [dual core device"
|
|
byte_offset: 72
|
|
fieldset: C2APB1FZR2
|
|
- name: APB2FZR
|
|
description: DBGMCU CPU1 APB2 Peripheral Freeze Register
|
|
byte_offset: 76
|
|
fieldset: APB2FZR
|
|
- name: C2APB2FZR
|
|
description: "DBGMCU CPU2 APB2 Peripheral Freeze Register [dual core device"
|
|
byte_offset: 80
|
|
fieldset: C2APB2FZR
|
|
fieldset/APB1FZR1:
|
|
description: DBGMCU CPU1 APB1 Peripheral Freeze Register 1
|
|
fields:
|
|
- name: DBG_TIM2_STOP
|
|
description: TIM2 stop in CPU1 debug
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: DBG_RTC_STOP
|
|
description: RTC stop in CPU1 debug
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: DBG_WWDG_STOP
|
|
description: WWDG stop in CPU1 debug
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: DBG_IWDG_STOP
|
|
description: IWDG stop in CPU1 debug
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: DBG_I2C1_STOP
|
|
description: I2C1 SMBUS timeout stop in CPU1 debug
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: DBG_I2C2_STOP
|
|
description: I2C2 SMBUS timeout stop in CPU1 debug
|
|
bit_offset: 22
|
|
bit_size: 1
|
|
- name: DBG_I2C3_STOP
|
|
description: I2C3 SMBUS timeout stop in CPU1 debug
|
|
bit_offset: 23
|
|
bit_size: 1
|
|
- name: DBG_LPTIM1_STOP
|
|
description: LPTIM1 stop in CPU1 debug
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/APB1FZR2:
|
|
description: DBGMCU CPU1 APB1 Peripheral Freeze Register 2
|
|
fields:
|
|
- name: DBG_LPTIM2_STOP
|
|
description: DBG_LPTIM2_STOP
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: DBG_LPTIM3_STOP
|
|
description: DBG_LPTIM3_STOP
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
fieldset/APB2FZR:
|
|
description: DBGMCU CPU1 APB2 Peripheral Freeze Register
|
|
fields:
|
|
- name: DBG_TIM1_STOP
|
|
description: DBG_TIM1_STOP
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: DBG_TIM16_STOP
|
|
description: DBG_TIM16_STOP
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: DBG_TIM17_STOP
|
|
description: DBG_TIM17_STOP
|
|
bit_offset: 18
|
|
bit_size: 1
|
|
fieldset/C2APB1FZR1:
|
|
description: "DBGMCU CPU2 APB1 Peripheral Freeze Register 1 [dual core device"
|
|
fields:
|
|
- name: DBG_TIM2_STOP
|
|
description: DBG_TIM2_STOP
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: DBG_RTC_STOP
|
|
description: DBG_RTC_STOP
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: DBG_IWDG_STOP
|
|
description: DBG_IWDG_STOP
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: DBG_I2C1_STOP
|
|
description: DBG_I2C1_STOP
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: DBG_I2C2_STOP
|
|
description: DBG_I2C2_STOP
|
|
bit_offset: 22
|
|
bit_size: 1
|
|
- name: DBG_I2C3_STOP
|
|
description: DBG_I2C3_STOP
|
|
bit_offset: 23
|
|
bit_size: 1
|
|
- name: DBG_LPTIM1_STOP
|
|
description: DBG_LPTIM1_STOP
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/C2APB1FZR2:
|
|
description: "DBGMCU CPU2 APB1 Peripheral Freeze Register 2 [dual core device"
|
|
fields:
|
|
- name: DBG_LPTIM2_STOP
|
|
description: DBG_LPTIM2_STOP
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: DBG_LPTIM3_STOP
|
|
description: DBG_LPTIM3_STOP
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
fieldset/C2APB2FZR:
|
|
description: "DBGMCU CPU2 APB2 Peripheral Freeze Register [dual core device"
|
|
fields:
|
|
- name: DBG_TIM1_STOP
|
|
description: DBG_TIM1_STOP
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: DBG_TIM16_STOP
|
|
description: DBG_TIM16_STOP
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: DBG_TIM17_STOP
|
|
description: DBG_TIM17_STOP
|
|
bit_offset: 18
|
|
bit_size: 1
|
|
fieldset/CR:
|
|
description: DBGMCU Configuration Register
|
|
fields:
|
|
- name: DBG_SLEEP
|
|
description: Allow debug in SLEEP mode
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: DBG_STOP
|
|
description: Allow debug in STOP mode
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: DBG_STANDBY
|
|
description: Allow debug in STANDBY mode
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
fieldset/IDCODER:
|
|
description: DBGMCU Identity Code Register
|
|
fields:
|
|
- name: DEV_ID
|
|
description: Device ID
|
|
bit_offset: 0
|
|
bit_size: 12
|
|
- name: REV_ID
|
|
description: Revision
|
|
bit_offset: 16
|
|
bit_size: 16
|