117 lines
3.0 KiB
YAML
117 lines
3.0 KiB
YAML
block/DBGMCU:
|
|
description: debug support
|
|
items:
|
|
- name: IDCODE
|
|
description: DBGMCU_IDCODE
|
|
byte_offset: 0
|
|
access: Read
|
|
fieldset: IDCODE
|
|
- name: CR
|
|
description: Debug MCU configuration register
|
|
byte_offset: 4
|
|
fieldset: CR
|
|
- name: APB1_FZ
|
|
description: Debug MCU APB1 freeze register1
|
|
byte_offset: 8
|
|
fieldset: APB1_FZ
|
|
- name: APB2_FZ
|
|
description: Debug MCU APB1 freeze register 2
|
|
byte_offset: 12
|
|
fieldset: APB2_FZ
|
|
fieldset/APB1_FZ:
|
|
description: Debug MCU APB1 freeze register1
|
|
fields:
|
|
- name: DBG_TIM2_STOP
|
|
description: TIM2 counter stopped when core is halted
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: DBG_TIM3_STOP
|
|
description: TIM3 counter stopped when core is halted
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: DBG_TIM4_STOP
|
|
description: TIM4 counter stopped when core is halted
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: DBG_TIM5_STOP
|
|
description: TIM5 counter stopped when core is halted
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: DBG_TIM6_STOP
|
|
description: TIM6 counter stopped when core is halted
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: DBG_TIM7_STOP
|
|
description: TIM7 counter stopped when core is halted
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: DBG_RTC_STOP
|
|
description: Debug RTC stopped when core is halted
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: DBG_WWDG_STOP
|
|
description: Debug window watchdog stopped when core is halted
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: DBG_IWDG_STOP
|
|
description: Debug independent watchdog stopped when core is halted
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: DBG_I2C1_SMBUS_TIMEOUT
|
|
description: SMBUS timeout mode stopped when core is halted
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: DBG_I2C2_SMBUS_TIMEOUT
|
|
description: SMBUS timeout mode stopped when core is halted
|
|
bit_offset: 22
|
|
bit_size: 1
|
|
fieldset/APB2_FZ:
|
|
description: Debug MCU APB1 freeze register 2
|
|
fields:
|
|
- name: DBG_TIM9_STOP
|
|
description: TIM counter stopped when core is halted
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: DBG_TIM10_STOP
|
|
description: TIM counter stopped when core is halted
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: DBG_TIM11_STOP
|
|
description: TIM counter stopped when core is halted
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
fieldset/CR:
|
|
description: Debug MCU configuration register
|
|
fields:
|
|
- name: DBG_SLEEP
|
|
description: Debug Sleep mode
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: DBG_STOP
|
|
description: Debug Stop mode
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: DBG_STANDBY
|
|
description: Debug Standby mode
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: TRACE_IOEN
|
|
description: Trace pin assignment control
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: TRACE_MODE
|
|
description: Trace pin assignment control
|
|
bit_offset: 6
|
|
bit_size: 2
|
|
fieldset/IDCODE:
|
|
description: DBGMCU_IDCODE
|
|
fields:
|
|
- name: DEV_ID
|
|
description: Device identifier
|
|
bit_offset: 0
|
|
bit_size: 12
|
|
- name: REV_ID
|
|
description: Revision identifie
|
|
bit_offset: 16
|
|
bit_size: 16
|