728 lines
15 KiB
YAML
728 lines
15 KiB
YAML
block/DMA2D:
|
|
description: DMA2D controller
|
|
items:
|
|
- name: CR
|
|
description: control register
|
|
byte_offset: 0
|
|
fieldset: CR
|
|
- name: ISR
|
|
description: Interrupt Status Register
|
|
byte_offset: 4
|
|
access: Read
|
|
fieldset: ISR
|
|
- name: IFCR
|
|
description: interrupt flag clear register
|
|
byte_offset: 8
|
|
fieldset: IFCR
|
|
- name: FGMAR
|
|
description: foreground memory address register
|
|
byte_offset: 12
|
|
fieldset: FGMAR
|
|
- name: FGOR
|
|
description: foreground offset register
|
|
byte_offset: 16
|
|
fieldset: FGOR
|
|
- name: BGMAR
|
|
description: background memory address register
|
|
byte_offset: 20
|
|
fieldset: BGMAR
|
|
- name: BGOR
|
|
description: background offset register
|
|
byte_offset: 24
|
|
fieldset: BGOR
|
|
- name: FGPFCCR
|
|
description: foreground PFC control register
|
|
byte_offset: 28
|
|
fieldset: FGPFCCR
|
|
- name: FGCOLR
|
|
description: foreground color register
|
|
byte_offset: 32
|
|
fieldset: FGCOLR
|
|
- name: BGPFCCR
|
|
description: background PFC control register
|
|
byte_offset: 36
|
|
fieldset: BGPFCCR
|
|
- name: BGCOLR
|
|
description: background color register
|
|
byte_offset: 40
|
|
fieldset: BGCOLR
|
|
- name: FGCMAR
|
|
description: foreground CLUT memory address register
|
|
byte_offset: 44
|
|
fieldset: FGCMAR
|
|
- name: BGCMAR
|
|
description: background CLUT memory address register
|
|
byte_offset: 48
|
|
fieldset: BGCMAR
|
|
- name: OPFCCR
|
|
description: output PFC control register
|
|
byte_offset: 52
|
|
fieldset: OPFCCR
|
|
- name: OCOLR
|
|
description: output color register
|
|
byte_offset: 56
|
|
fieldset: OCOLR
|
|
- name: OMAR
|
|
description: output memory address register
|
|
byte_offset: 60
|
|
fieldset: OMAR
|
|
- name: OOR
|
|
description: output offset register
|
|
byte_offset: 64
|
|
fieldset: OOR
|
|
- name: NLR
|
|
description: number of line register
|
|
byte_offset: 68
|
|
fieldset: NLR
|
|
- name: LWR
|
|
description: line watermark register
|
|
byte_offset: 72
|
|
fieldset: LWR
|
|
- name: AMTCR
|
|
description: AHB master timer configuration register
|
|
byte_offset: 76
|
|
fieldset: AMTCR
|
|
- name: FGCLUT
|
|
description: FGCLUT
|
|
byte_offset: 1024
|
|
fieldset: FGCLUT
|
|
- name: BGCLUT
|
|
description: BGCLUT
|
|
byte_offset: 2048
|
|
fieldset: BGCLUT
|
|
fieldset/AMTCR:
|
|
description: AHB master timer configuration register
|
|
fields:
|
|
- name: EN
|
|
description: Enable
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
enum: EN
|
|
- name: DT
|
|
description: Dead Time
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
fieldset/BGCLUT:
|
|
description: BGCLUT
|
|
fields:
|
|
- name: BLUE
|
|
description: BLUE
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: GREEN
|
|
description: GREEN
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: RED
|
|
description: RED
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: APLHA
|
|
description: APLHA
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/BGCMAR:
|
|
description: background CLUT memory address register
|
|
fields:
|
|
- name: MA
|
|
description: Memory address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/BGCOLR:
|
|
description: background color register
|
|
fields:
|
|
- name: BLUE
|
|
description: Blue Value
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: GREEN
|
|
description: Green Value
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: RED
|
|
description: Red Value
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
fieldset/BGMAR:
|
|
description: background memory address register
|
|
fields:
|
|
- name: MA
|
|
description: Memory address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/BGOR:
|
|
description: background offset register
|
|
fields:
|
|
- name: LO
|
|
description: Line offset
|
|
bit_offset: 0
|
|
bit_size: 14
|
|
fieldset/BGPFCCR:
|
|
description: background PFC control register
|
|
fields:
|
|
- name: CM
|
|
description: Color mode
|
|
bit_offset: 0
|
|
bit_size: 4
|
|
enum: BGPFCCR_CM
|
|
- name: CCM
|
|
description: CLUT Color mode
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
enum: BGPFCCR_CCM
|
|
- name: START
|
|
description: Start
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
enum: BGPFCCR_START
|
|
- name: CS
|
|
description: CLUT size
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: AM
|
|
description: Alpha mode
|
|
bit_offset: 16
|
|
bit_size: 2
|
|
enum: BGPFCCR_AM
|
|
- name: ALPHA
|
|
description: Alpha value
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/CR:
|
|
description: control register
|
|
fields:
|
|
- name: START
|
|
description: Start
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
enum: CR_START
|
|
- name: SUSP
|
|
description: Suspend
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
enum: SUSP
|
|
- name: ABORT
|
|
description: Abort
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
enum: ABORT
|
|
- name: TEIE
|
|
description: Transfer error interrupt enable
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
enum: TEIE
|
|
- name: TCIE
|
|
description: Transfer complete interrupt enable
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
enum: TCIE
|
|
- name: TWIE
|
|
description: Transfer watermark interrupt enable
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
enum: TWIE
|
|
- name: CAEIE
|
|
description: CLUT access error interrupt enable
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
enum: CAEIE
|
|
- name: CTCIE
|
|
description: CLUT transfer complete interrupt enable
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
enum: CTCIE
|
|
- name: CEIE
|
|
description: Configuration Error Interrupt Enable
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
enum: CEIE
|
|
- name: MODE
|
|
description: DMA2D mode
|
|
bit_offset: 16
|
|
bit_size: 2
|
|
enum: MODE
|
|
fieldset/FGCLUT:
|
|
description: FGCLUT
|
|
fields:
|
|
- name: BLUE
|
|
description: BLUE
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: GREEN
|
|
description: GREEN
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: RED
|
|
description: RED
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: APLHA
|
|
description: APLHA
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/FGCMAR:
|
|
description: foreground CLUT memory address register
|
|
fields:
|
|
- name: MA
|
|
description: Memory Address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/FGCOLR:
|
|
description: foreground color register
|
|
fields:
|
|
- name: BLUE
|
|
description: Blue Value
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: GREEN
|
|
description: Green Value
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: RED
|
|
description: Red Value
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
fieldset/FGMAR:
|
|
description: foreground memory address register
|
|
fields:
|
|
- name: MA
|
|
description: Memory address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/FGOR:
|
|
description: foreground offset register
|
|
fields:
|
|
- name: LO
|
|
description: Line offset
|
|
bit_offset: 0
|
|
bit_size: 14
|
|
fieldset/FGPFCCR:
|
|
description: foreground PFC control register
|
|
fields:
|
|
- name: CM
|
|
description: Color mode
|
|
bit_offset: 0
|
|
bit_size: 4
|
|
enum: FGPFCCR_CM
|
|
- name: CCM
|
|
description: CLUT color mode
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
enum: FGPFCCR_CCM
|
|
- name: START
|
|
description: Start
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
enum: FGPFCCR_START
|
|
- name: CS
|
|
description: CLUT size
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: AM
|
|
description: Alpha mode
|
|
bit_offset: 16
|
|
bit_size: 2
|
|
enum: FGPFCCR_AM
|
|
- name: ALPHA
|
|
description: Alpha value
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/IFCR:
|
|
description: interrupt flag clear register
|
|
fields:
|
|
- name: CTEIF
|
|
description: Clear Transfer error interrupt flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
enum: CTEIF
|
|
- name: CTCIF
|
|
description: Clear transfer complete interrupt flag
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
enum: CTCIF
|
|
- name: CTWIF
|
|
description: Clear transfer watermark interrupt flag
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
enum: CTWIF
|
|
- name: CAECIF
|
|
description: Clear CLUT access error interrupt flag
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
enum: CAECIF
|
|
- name: CCTCIF
|
|
description: Clear CLUT transfer complete interrupt flag
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
enum: CCTCIF
|
|
- name: CCEIF
|
|
description: Clear configuration error interrupt flag
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
enum: CCEIF
|
|
fieldset/ISR:
|
|
description: Interrupt Status Register
|
|
fields:
|
|
- name: TEIF
|
|
description: Transfer error interrupt flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: TCIF
|
|
description: Transfer complete interrupt flag
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: TWIF
|
|
description: Transfer watermark interrupt flag
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: CAEIF
|
|
description: CLUT access error interrupt flag
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: CTCIF
|
|
description: CLUT transfer complete interrupt flag
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: CEIF
|
|
description: Configuration error interrupt flag
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
fieldset/LWR:
|
|
description: line watermark register
|
|
fields:
|
|
- name: LW
|
|
description: Line watermark
|
|
bit_offset: 0
|
|
bit_size: 16
|
|
fieldset/NLR:
|
|
description: number of line register
|
|
fields:
|
|
- name: NL
|
|
description: Number of lines
|
|
bit_offset: 0
|
|
bit_size: 16
|
|
- name: PL
|
|
description: Pixel per lines
|
|
bit_offset: 16
|
|
bit_size: 14
|
|
fieldset/OCOLR:
|
|
description: output color register
|
|
fields:
|
|
- name: BLUE
|
|
description: Blue Value
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: GREEN
|
|
description: Green Value
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: RED
|
|
description: Red Value
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: APLHA
|
|
description: Alpha Channel Value
|
|
bit_offset: 24
|
|
bit_size: 8
|
|
fieldset/OMAR:
|
|
description: output memory address register
|
|
fields:
|
|
- name: MA
|
|
description: Memory Address
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/OOR:
|
|
description: output offset register
|
|
fields:
|
|
- name: LO
|
|
description: Line Offset
|
|
bit_offset: 0
|
|
bit_size: 14
|
|
fieldset/OPFCCR:
|
|
description: output PFC control register
|
|
fields:
|
|
- name: CM
|
|
description: Color mode
|
|
bit_offset: 0
|
|
bit_size: 3
|
|
enum: OPFCCR_CM
|
|
enum/ABORT:
|
|
bit_size: 1
|
|
variants:
|
|
- name: AbortRequest
|
|
description: Transfer abort requested
|
|
value: 1
|
|
enum/BGPFCCR_AM:
|
|
bit_size: 2
|
|
variants:
|
|
- name: NoModify
|
|
description: No modification of alpha channel
|
|
value: 0
|
|
- name: Replace
|
|
description: Replace with value in ALPHA[7:0]
|
|
value: 1
|
|
- name: Multiply
|
|
description: Multiply with value in ALPHA[7:0]
|
|
value: 2
|
|
enum/BGPFCCR_CCM:
|
|
bit_size: 1
|
|
variants:
|
|
- name: ARGB8888
|
|
description: CLUT color format ARGB8888
|
|
value: 0
|
|
- name: RGB888
|
|
description: CLUT color format RGB888
|
|
value: 1
|
|
enum/BGPFCCR_CM:
|
|
bit_size: 4
|
|
variants:
|
|
- name: ARGB8888
|
|
description: Color mode ARGB8888
|
|
value: 0
|
|
- name: RGB888
|
|
description: Color mode RGB888
|
|
value: 1
|
|
- name: RGB565
|
|
description: Color mode RGB565
|
|
value: 2
|
|
- name: ARGB1555
|
|
description: Color mode ARGB1555
|
|
value: 3
|
|
- name: ARGB4444
|
|
description: Color mode ARGB4444
|
|
value: 4
|
|
- name: L8
|
|
description: Color mode L8
|
|
value: 5
|
|
- name: AL44
|
|
description: Color mode AL44
|
|
value: 6
|
|
- name: AL88
|
|
description: Color mode AL88
|
|
value: 7
|
|
- name: L4
|
|
description: Color mode L4
|
|
value: 8
|
|
- name: A8
|
|
description: Color mode A8
|
|
value: 9
|
|
- name: A4
|
|
description: Color mode A4
|
|
value: 10
|
|
enum/BGPFCCR_START:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Start
|
|
description: Start the automatic loading of the CLUT
|
|
value: 1
|
|
enum/CAECIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the CAEIF flag in the ISR register
|
|
value: 1
|
|
enum/CAEIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: CAE interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: CAE interrupt enabled
|
|
value: 1
|
|
enum/CCEIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the CEIF flag in the ISR register
|
|
value: 1
|
|
enum/CCTCIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the CTCIF flag in the ISR register
|
|
value: 1
|
|
enum/CEIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: CE interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: CE interrupt enabled
|
|
value: 1
|
|
enum/CR_START:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Start
|
|
description: Launch the DMA2D
|
|
value: 1
|
|
enum/CTCIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: CTC interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: CTC interrupt enabled
|
|
value: 1
|
|
enum/CTCIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the TCIF flag in the ISR register
|
|
value: 1
|
|
enum/CTEIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the TEIF flag in the ISR register
|
|
value: 1
|
|
enum/CTWIF:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Clear
|
|
description: Clear the TWIF flag in the ISR register
|
|
value: 1
|
|
enum/EN:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: Disabled AHB/AXI dead-time functionality
|
|
value: 0
|
|
- name: Enabled
|
|
description: Enabled AHB/AXI dead-time functionality
|
|
value: 1
|
|
enum/FGPFCCR_AM:
|
|
bit_size: 2
|
|
variants:
|
|
- name: NoModify
|
|
description: No modification of alpha channel
|
|
value: 0
|
|
- name: Replace
|
|
description: Replace with value in ALPHA[7:0]
|
|
value: 1
|
|
- name: Multiply
|
|
description: Multiply with value in ALPHA[7:0]
|
|
value: 2
|
|
enum/FGPFCCR_CCM:
|
|
bit_size: 1
|
|
variants:
|
|
- name: ARGB8888
|
|
description: CLUT color format ARGB8888
|
|
value: 0
|
|
- name: RGB888
|
|
description: CLUT color format RGB888
|
|
value: 1
|
|
enum/FGPFCCR_CM:
|
|
bit_size: 4
|
|
variants:
|
|
- name: ARGB8888
|
|
description: Color mode ARGB8888
|
|
value: 0
|
|
- name: RGB888
|
|
description: Color mode RGB888
|
|
value: 1
|
|
- name: RGB565
|
|
description: Color mode RGB565
|
|
value: 2
|
|
- name: ARGB1555
|
|
description: Color mode ARGB1555
|
|
value: 3
|
|
- name: ARGB4444
|
|
description: Color mode ARGB4444
|
|
value: 4
|
|
- name: L8
|
|
description: Color mode L8
|
|
value: 5
|
|
- name: AL44
|
|
description: Color mode AL44
|
|
value: 6
|
|
- name: AL88
|
|
description: Color mode AL88
|
|
value: 7
|
|
- name: L4
|
|
description: Color mode L4
|
|
value: 8
|
|
- name: A8
|
|
description: Color mode A8
|
|
value: 9
|
|
- name: A4
|
|
description: Color mode A4
|
|
value: 10
|
|
enum/FGPFCCR_START:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Start
|
|
description: Start the automatic loading of the CLUT
|
|
value: 1
|
|
enum/MODE:
|
|
bit_size: 2
|
|
variants:
|
|
- name: MemoryToMemory
|
|
description: Memory-to-memory (FG fetch only)
|
|
value: 0
|
|
- name: MemoryToMemoryPFC
|
|
description: Memory-to-memory with PFC (FG fetch only with FG PFC active)
|
|
value: 1
|
|
- name: MemoryToMemoryPFCBlending
|
|
description: Memory-to-memory with blending (FG and BG fetch with PFC and blending)
|
|
value: 2
|
|
- name: RegisterToMemory
|
|
description: Register-to-memory
|
|
value: 3
|
|
enum/OPFCCR_CM:
|
|
bit_size: 3
|
|
variants:
|
|
- name: ARGB8888
|
|
description: ARGB8888
|
|
value: 0
|
|
- name: RGB888
|
|
description: RGB888
|
|
value: 1
|
|
- name: RGB565
|
|
description: RGB565
|
|
value: 2
|
|
- name: ARGB1555
|
|
description: ARGB1555
|
|
value: 3
|
|
- name: ARGB4444
|
|
description: ARGB4444
|
|
value: 4
|
|
enum/SUSP:
|
|
bit_size: 1
|
|
variants:
|
|
- name: NotSuspended
|
|
description: Transfer not suspended
|
|
value: 0
|
|
- name: Suspended
|
|
description: Transfer suspended
|
|
value: 1
|
|
enum/TCIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: TC interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: TC interrupt enabled
|
|
value: 1
|
|
enum/TEIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: TE interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: TE interrupt enabled
|
|
value: 1
|
|
enum/TWIE:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: TW interrupt disabled
|
|
value: 0
|
|
- name: Enabled
|
|
description: TW interrupt enabled
|
|
value: 1
|