109 lines
2.5 KiB
YAML
109 lines
2.5 KiB
YAML
block/DBGMCU:
|
|
description: Debug support
|
|
items:
|
|
- name: IDCODE
|
|
description: MCU Device ID Code Register
|
|
byte_offset: 0
|
|
access: Read
|
|
fieldset: IDCODE
|
|
- name: CR
|
|
description: Debug MCU Configuration Register
|
|
byte_offset: 4
|
|
fieldset: CR
|
|
- name: APB1FZR
|
|
description: DBG APB freeze register 1
|
|
byte_offset: 8
|
|
fieldset: APB1FZR
|
|
- name: APB2FZR
|
|
description: DBG APB freeze register 2
|
|
byte_offset: 12
|
|
fieldset: APB2FZR
|
|
fieldset/APB1FZR:
|
|
description: DBG APB freeze register 1
|
|
fields:
|
|
- name: TIM2
|
|
description: Debug Timer 2 stopped when Core is halted
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: TIM3
|
|
description: TIM3 counter stopped when core is halted
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: TIM6
|
|
description: Debug Timer 6 stopped when Core is halted
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: TIM7
|
|
description: TIM7 counter stopped when core is halted
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: RTC
|
|
description: Debug RTC stopped when Core is halted
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: WWDG
|
|
description: Debug Window Wachdog stopped when Core is halted
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: IWDG
|
|
description: Debug Independent Wachdog stopped when Core is halted
|
|
bit_offset: 12
|
|
bit_size: 1
|
|
- name: I2C1
|
|
description: I2C1 SMBUS timeout mode stopped when core is halted
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
- name: LPTIM2
|
|
description: Clocking of LPTIMER2 counter when the core is halted
|
|
bit_offset: 30
|
|
bit_size: 1
|
|
- name: LPTIM1
|
|
description: Clocking of LPTIMER1 counter when the core is halted
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/APB2FZR:
|
|
description: DBG APB freeze register 2
|
|
fields:
|
|
- name: TIM1
|
|
description: TIM1
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: TIM14
|
|
description: TIM14
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
- name: TIM15
|
|
description: TIM15
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: TIM16
|
|
description: TIM16
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: TIM17
|
|
description: TIM17
|
|
bit_offset: 18
|
|
bit_size: 1
|
|
fieldset/CR:
|
|
description: Debug MCU Configuration Register
|
|
fields:
|
|
- name: DBG_STOP
|
|
description: Debug Stop Mode
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: DBG_STANDBY
|
|
description: Debug Standby Mode
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
fieldset/IDCODE:
|
|
description: MCU Device ID Code Register
|
|
fields:
|
|
- name: DEV_ID
|
|
description: Device Identifier
|
|
bit_offset: 0
|
|
bit_size: 16
|
|
- name: REV_ID
|
|
description: Revision Identifier
|
|
bit_offset: 16
|
|
bit_size: 16
|