212 lines
4.6 KiB
YAML
212 lines
4.6 KiB
YAML
block/PWR:
|
|
description: Power control
|
|
items:
|
|
- name: CR1
|
|
description: Power control register 1
|
|
byte_offset: 0
|
|
fieldset: CR1
|
|
- name: CR2
|
|
description: Power control register 2
|
|
byte_offset: 4
|
|
fieldset: CR2
|
|
- name: CR3
|
|
description: Power control register 3
|
|
byte_offset: 8
|
|
fieldset: CR3
|
|
- name: CR4
|
|
description: Power control register 4
|
|
byte_offset: 12
|
|
fieldset: CR4
|
|
- name: SR1
|
|
description: Power status register 1
|
|
byte_offset: 16
|
|
access: Read
|
|
fieldset: SR1
|
|
- name: SR2
|
|
description: Power status register 2
|
|
byte_offset: 20
|
|
access: Read
|
|
fieldset: SR2
|
|
- name: SCR
|
|
description: Power status clear register
|
|
byte_offset: 24
|
|
access: Write
|
|
fieldset: SCR
|
|
- name: PUCR
|
|
description: Power Port pull-up control register
|
|
array:
|
|
len: 6
|
|
stride: 8
|
|
byte_offset: 32
|
|
fieldset: PCR
|
|
- name: PDCR
|
|
description: Power Port pull-down control register
|
|
array:
|
|
len: 6
|
|
stride: 8
|
|
byte_offset: 36
|
|
fieldset: PCR
|
|
fieldset/CR1:
|
|
description: Power control register 1
|
|
fields:
|
|
- name: LPMS
|
|
description: Low-power mode selection
|
|
bit_offset: 0
|
|
bit_size: 3
|
|
- name: FPD_STOP
|
|
description: Flash memory powered down during Stop mode
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: FPD_LPRUN
|
|
description: Flash memory powered down during Low-power run mode
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: FPD_LPSLP
|
|
description: Flash memory powered down during Low-power sleep mode
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: DBP
|
|
description: Disable backup domain write protection
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: VOS
|
|
description: Voltage scaling range selection
|
|
bit_offset: 9
|
|
bit_size: 2
|
|
enum: VOS
|
|
- name: LPR
|
|
description: Low-power run
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
fieldset/CR2:
|
|
description: Power control register 2
|
|
fields:
|
|
- name: PVDE
|
|
description: Power voltage detector enable
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: PVDFT
|
|
description: Power voltage detector falling threshold selection
|
|
bit_offset: 1
|
|
bit_size: 3
|
|
- name: PVDRT
|
|
description: Power voltage detector rising threshold selection
|
|
bit_offset: 4
|
|
bit_size: 3
|
|
fieldset/CR3:
|
|
description: Power control register 3
|
|
fields:
|
|
- name: EWUP
|
|
description: Enable Wakeup pin
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 6
|
|
stride: 1
|
|
- name: RRS
|
|
description: SRAM retention in Standby mode
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: ULPEN
|
|
description: Enable the periodical sampling mode for PDR detection
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: APC
|
|
description: Apply pull-up and pull-down configuration
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: EIWUL
|
|
description: Enable internal wakeup line
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/CR4:
|
|
description: Power control register 4
|
|
fields:
|
|
- name: WP
|
|
description: Wakeup pin WKUP1 polarity
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 6
|
|
stride: 1
|
|
- name: VBE
|
|
description: VBAT battery charging enable
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: VBRS
|
|
description: VBAT battery charging resistor selection
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
fieldset/PCR:
|
|
description: Power Port pull control register
|
|
fields:
|
|
- name: P
|
|
description: Port pull bit y (y=0..15)
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 16
|
|
stride: 1
|
|
fieldset/SCR:
|
|
description: Power status clear register
|
|
fields:
|
|
- name: CWUF
|
|
description: Clear Wakeup flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 6
|
|
stride: 1
|
|
- name: CSBF
|
|
description: Clear standby flag
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
fieldset/SR1:
|
|
description: Power status register 1
|
|
fields:
|
|
- name: WUF
|
|
description: Wakeup flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
array:
|
|
len: 6
|
|
stride: 1
|
|
- name: SBF
|
|
description: Standby flag
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: WUFI
|
|
description: Wakeup flag internal
|
|
bit_offset: 15
|
|
bit_size: 1
|
|
fieldset/SR2:
|
|
description: Power status register 2
|
|
fields:
|
|
- name: FLASH_RDY
|
|
description: Flash ready flag
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: REGLPS
|
|
description: Low-power regulator started
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: REGLPF
|
|
description: Low-power regulator flag
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: VOSF
|
|
description: Voltage scaling flag
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: PVDO
|
|
description: Power voltage detector output
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
enum/VOS:
|
|
bit_size: 2
|
|
variants:
|
|
- name: Range1
|
|
value: 1
|
|
- name: Range2
|
|
value: 2
|