154 lines
3.8 KiB
YAML
154 lines
3.8 KiB
YAML
---
|
|
block/PWR:
|
|
description: Power control
|
|
items:
|
|
- name: CR1
|
|
description: power control register
|
|
byte_offset: 0
|
|
fieldset: CR1
|
|
- name: CSR1
|
|
description: power control/status register
|
|
byte_offset: 4
|
|
fieldset: CSR1
|
|
fieldset/CR1:
|
|
description: power control register
|
|
fields:
|
|
- name: LPDS
|
|
description: Low-power deep sleep
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: PDDS
|
|
description: Power down deepsleep
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
enum: PDDS
|
|
- name: CWUF
|
|
description: Clear wakeup flag
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: CSBF
|
|
description: Clear standby flag
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: PVDE
|
|
description: Power voltage detector enable
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: PLS
|
|
description: PVD level selection
|
|
bit_offset: 5
|
|
bit_size: 3
|
|
- name: DBP
|
|
description: Disable backup domain write protection
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: FPDS
|
|
description: Flash power down in Stop mode
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: LPLVDS
|
|
description: Low-Power Regulator Low Voltage in deepsleep
|
|
bit_offset: 10
|
|
bit_size: 1
|
|
- name: MRLVDS
|
|
description: Main regulator low voltage in deepsleep mode
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
- name: ADCDC1
|
|
description: ADCDC1
|
|
bit_offset: 13
|
|
bit_size: 1
|
|
- name: VOS
|
|
description: Regulator voltage scaling output selection
|
|
bit_offset: 14
|
|
bit_size: 2
|
|
enum: VOS
|
|
- name: ODEN
|
|
description: "Over-drive enable (STM32F4[23] ONLY)"
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: ODSWEN
|
|
description: "Over-drive switching enabled (STM32F4[23] ONLY)"
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: UDEN
|
|
description: "Under-drive enable in stop mode (STM32F4[23] ONLY)"
|
|
bit_offset: 18
|
|
bit_size: 2
|
|
- name: FMSSR
|
|
description: Flash Memory Stop while System Run
|
|
bit_offset: 20
|
|
bit_size: 1
|
|
- name: FISSR
|
|
description: Flash Interface Stop while System Run
|
|
bit_offset: 21
|
|
bit_size: 1
|
|
fieldset/CSR1:
|
|
description: power control/status register
|
|
fields:
|
|
- name: WUF
|
|
description: Wakeup flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SBF
|
|
description: Standby flag
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: PVDO
|
|
description: PVD output
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: BRR
|
|
description: Backup regulator ready
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
- name: EWUP2
|
|
description: Enable WKUP2 pin
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: EWUP
|
|
description: Enable WKUP pin
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: BRE
|
|
description: Backup regulator enable
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: VOSRDY
|
|
description: "Regulator voltage scaling output selection ready bit (STM32F4[23] ONLY)"
|
|
bit_offset: 14
|
|
bit_size: 1
|
|
- name: ODRDY
|
|
description: "Over-drive mode ready (STM32F4[23] ONLY)"
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: ODSWRDY
|
|
description: "Over-drive mode switching ready (STM32F4[23] ONLY)"
|
|
bit_offset: 17
|
|
bit_size: 1
|
|
- name: UDRDY
|
|
description: Under-drive ready flag
|
|
bit_offset: 18
|
|
bit_size: 2
|
|
enum/PDDS:
|
|
bit_size: 1
|
|
variants:
|
|
- name: STOP_MODE
|
|
description: Enter Stop mode when the CPU enters deepsleep
|
|
value: 0
|
|
- name: STANDBY_MODE
|
|
description: Enter Standby mode when the CPU enters deepsleep
|
|
value: 1
|
|
enum/VOS:
|
|
bit_size: 2
|
|
variants:
|
|
- name: SCALE3
|
|
description: "Scale 3 mode (STM32F4[23] ONLY)"
|
|
value: 1
|
|
- name: SCALE2
|
|
description: Scale 2 mode
|
|
value: 2
|
|
- name: SCALE1
|
|
description: Scale 1 mode (reset value)
|
|
value: 3
|