368 lines
4.7 KiB
YAML
368 lines
4.7 KiB
YAML
PA0:
|
|
SYS_WKUP1: 0
|
|
TIM2_CH1: 1
|
|
TIM2_ETR: 1
|
|
TIMX_IC1: 14
|
|
TS_G1_IO1: 14
|
|
USART2_CTS: 7
|
|
PA1:
|
|
LCD_SEG0: 11
|
|
TIM2_CH2: 1
|
|
TIMX_IC2: 14
|
|
TS_G1_IO2: 14
|
|
USART2_RTS: 7
|
|
PA10:
|
|
LCD_COM2: 11
|
|
TIMX_IC3: 14
|
|
TS_G4_IO3: 14
|
|
USART1_RX: 7
|
|
PA11:
|
|
SPI1_MISO: 5
|
|
TIMX_IC4: 14
|
|
USART1_CTS: 7
|
|
USB_DM: 10
|
|
PA12:
|
|
SPI1_MOSI: 5
|
|
TIMX_IC1: 14
|
|
USART1_RTS: 7
|
|
USB_DP: 10
|
|
PA13:
|
|
SYS_JTMS-SWDIO: 0
|
|
TIMX_IC2: 14
|
|
TS_G5_IO1: 14
|
|
PA14:
|
|
SYS_JTCK-SWCLK: 0
|
|
TIMX_IC3: 14
|
|
TS_G5_IO2: 14
|
|
PA15:
|
|
LCD_SEG17: 11
|
|
SPI1_NSS: 5
|
|
SYS_JTDI: 0
|
|
TIM2_CH1: 1
|
|
TIMX_IC4: 14
|
|
TS_G5_IO3: 14
|
|
PA2:
|
|
LCD_SEG1: 11
|
|
TIM2_CH3: 1
|
|
TIM9_CH1: 3
|
|
TIMX_IC3: 14
|
|
TS_G1_IO3: 14
|
|
USART2_TX: 7
|
|
PA3:
|
|
LCD_SEG2: 11
|
|
TIM2_CH4: 1
|
|
TIM9_CH2: 3
|
|
TIMX_IC4: 14
|
|
TS_G1_IO4: 14
|
|
USART2_RX: 7
|
|
PA4:
|
|
SPI1_NSS: 5
|
|
TIMX_IC1: 14
|
|
USART2_CK: 7
|
|
PA5:
|
|
SPI1_SCK: 5
|
|
TIM2_CH1: 1
|
|
TIMX_IC2: 14
|
|
PA6:
|
|
LCD_SEG3: 11
|
|
SPI1_MISO: 5
|
|
TIM10_CH1: 3
|
|
TIM3_CH1: 2
|
|
TIMX_IC3: 14
|
|
TS_G2_IO1: 14
|
|
PA7:
|
|
LCD_SEG4: 11
|
|
SPI1_MOSI: 5
|
|
TIM11_CH1: 3
|
|
TIM3_CH2: 2
|
|
TIMX_IC4: 14
|
|
TS_G2_IO2: 14
|
|
PA8:
|
|
LCD_COM0: 11
|
|
RCC_MCO: 0
|
|
TIMX_IC1: 14
|
|
TS_G4_IO1: 14
|
|
USART1_CK: 7
|
|
PA9:
|
|
LCD_COM1: 11
|
|
TIMX_IC2: 14
|
|
TS_G4_IO2: 14
|
|
USART1_TX: 7
|
|
PB0:
|
|
LCD_SEG5: 11
|
|
TIM3_CH3: 2
|
|
TS_G3_IO1: 14
|
|
PB1:
|
|
LCD_SEG6: 11
|
|
TIM3_CH4: 2
|
|
TS_G3_IO2: 14
|
|
PB10:
|
|
I2C2_SCL: 4
|
|
LCD_SEG10: 11
|
|
TIM2_CH3: 1
|
|
USART3_TX: 7
|
|
PB11:
|
|
I2C2_SDA: 4
|
|
LCD_SEG11: 11
|
|
TIM2_CH4: 1
|
|
USART3_RX: 7
|
|
PB12:
|
|
I2C2_SMBA: 4
|
|
LCD_SEG12: 11
|
|
SPI2_NSS: 5
|
|
TIM10_CH1: 3
|
|
TS_G7_IO1: 14
|
|
USART3_CK: 7
|
|
PB13:
|
|
LCD_SEG13: 11
|
|
SPI2_SCK: 5
|
|
TIM9_CH1: 3
|
|
TS_G7_IO2: 14
|
|
USART3_CTS: 7
|
|
PB14:
|
|
LCD_SEG14: 11
|
|
SPI2_MISO: 5
|
|
TIM9_CH2: 3
|
|
TS_G7_IO3: 14
|
|
USART3_RTS: 7
|
|
PB15:
|
|
LCD_SEG15: 11
|
|
RTC_REFIN: 0
|
|
SPI2_MOSI: 5
|
|
TIM11_CH1: 3
|
|
TS_G7_IO4: 14
|
|
PB2: {}
|
|
PB3:
|
|
LCD_SEG7: 11
|
|
SPI1_SCK: 5
|
|
SYS_JTDO-TRACESWO: 0
|
|
TIM2_CH2: 1
|
|
PB4:
|
|
LCD_SEG8: 11
|
|
SPI1_MISO: 5
|
|
SYS_JTRST: 0
|
|
TIM3_CH1: 2
|
|
TS_G6_IO1: 14
|
|
PB5:
|
|
I2C1_SMBA: 4
|
|
LCD_SEG9: 11
|
|
SPI1_MOSI: 5
|
|
TIM3_CH2: 2
|
|
TS_G6_IO2: 14
|
|
PB6:
|
|
I2C1_SCL: 4
|
|
TIM4_CH1: 2
|
|
USART1_TX: 7
|
|
PB7:
|
|
I2C1_SDA: 4
|
|
TIM4_CH2: 2
|
|
USART1_RX: 7
|
|
PB8:
|
|
I2C1_SCL: 4
|
|
LCD_SEG16: 11
|
|
TIM10_CH1: 3
|
|
TIM4_CH3: 2
|
|
PB9:
|
|
I2C1_SDA: 4
|
|
LCD_COM3: 11
|
|
TIM11_CH1: 3
|
|
TIM4_CH4: 2
|
|
PC0:
|
|
LCD_SEG18: 11
|
|
TIMX_IC1: 14
|
|
TS_G8_IO1: 14
|
|
PC1:
|
|
LCD_SEG19: 11
|
|
TIMX_IC2: 14
|
|
TS_G8_IO2: 14
|
|
PC10:
|
|
LCD_COM4: 11
|
|
LCD_SEG28: 11
|
|
LCD_SEG40: 11
|
|
TIMX_IC3: 14
|
|
USART3_TX: 7
|
|
PC11:
|
|
LCD_COM5: 11
|
|
LCD_SEG29: 11
|
|
LCD_SEG41: 11
|
|
TIMX_IC4: 14
|
|
USART3_RX: 7
|
|
PC12:
|
|
LCD_COM6: 11
|
|
LCD_SEG30: 11
|
|
LCD_SEG42: 11
|
|
TIMX_IC1: 14
|
|
USART3_CK: 7
|
|
PC13:
|
|
RTC_OUT_ALARM: 0
|
|
RTC_OUT_CALIB: 0
|
|
RTC_TAMP1: 0
|
|
RTC_TS: 0
|
|
SYS_WKUP2: 0
|
|
TIMX_IC2: 14
|
|
PC14: {}
|
|
PC15: {}
|
|
PC2:
|
|
LCD_SEG20: 11
|
|
TIMX_IC3: 14
|
|
TS_G8_IO3: 14
|
|
PC3:
|
|
LCD_SEG21: 11
|
|
TIMX_IC4: 14
|
|
TS_G8_IO4: 14
|
|
PC4:
|
|
LCD_SEG22: 11
|
|
TIMX_IC1: 14
|
|
TS_G9_IO1: 14
|
|
PC5:
|
|
LCD_SEG23: 11
|
|
TIMX_IC2: 14
|
|
TS_G9_IO2: 14
|
|
PC6:
|
|
LCD_SEG24: 11
|
|
TIM3_CH1: 2
|
|
TIMX_IC3: 14
|
|
TS_G10_IO1: 14
|
|
PC7:
|
|
LCD_SEG25: 11
|
|
TIM3_CH2: 2
|
|
TIMX_IC4: 14
|
|
TS_G10_IO2: 14
|
|
PC8:
|
|
LCD_SEG26: 11
|
|
TIM3_CH3: 2
|
|
TIMX_IC1: 14
|
|
TS_G10_IO3: 14
|
|
PC9:
|
|
LCD_SEG27: 11
|
|
TIM3_CH4: 2
|
|
TIMX_IC2: 14
|
|
TS_G10_IO4: 14
|
|
PD0:
|
|
SPI2_NSS: 5
|
|
TIM9_CH1: 3
|
|
TIMX_IC1: 14
|
|
PD1:
|
|
SPI2_SCK: 5
|
|
TIMX_IC2: 14
|
|
PD10:
|
|
LCD_SEG30: 11
|
|
TIMX_IC3: 14
|
|
USART3_CK: 7
|
|
PD11:
|
|
LCD_SEG31: 11
|
|
TIMX_IC4: 14
|
|
USART3_CTS: 7
|
|
PD12:
|
|
LCD_SEG32: 11
|
|
TIM4_CH1: 2
|
|
TIMX_IC1: 14
|
|
USART3_RTS: 7
|
|
PD13:
|
|
LCD_SEG33: 11
|
|
TIM4_CH2: 2
|
|
TIMX_IC2: 14
|
|
PD14:
|
|
LCD_SEG34: 11
|
|
TIM4_CH3: 2
|
|
TIMX_IC3: 14
|
|
PD15:
|
|
LCD_SEG35: 11
|
|
TIM4_CH4: 2
|
|
TIMX_IC4: 14
|
|
PD2:
|
|
LCD_COM7: 11
|
|
LCD_SEG31: 11
|
|
LCD_SEG43: 11
|
|
TIM3_ETR: 2
|
|
TIMX_IC3: 14
|
|
PD3:
|
|
SPI2_MISO: 5
|
|
TIMX_IC4: 14
|
|
USART2_CTS: 7
|
|
PD4:
|
|
SPI2_MOSI: 5
|
|
TIMX_IC1: 14
|
|
USART2_RTS: 7
|
|
PD5:
|
|
TIMX_IC2: 14
|
|
USART2_TX: 7
|
|
PD6:
|
|
TIMX_IC3: 14
|
|
USART2_RX: 7
|
|
PD7:
|
|
TIM9_CH2: 3
|
|
TIMX_IC4: 14
|
|
USART2_CK: 7
|
|
PD8:
|
|
LCD_SEG28: 11
|
|
TIMX_IC1: 14
|
|
USART3_TX: 7
|
|
PD9:
|
|
LCD_SEG29: 11
|
|
TIMX_IC2: 14
|
|
USART3_RX: 7
|
|
PE0:
|
|
LCD_SEG36: 11
|
|
TIM10_CH1: 3
|
|
TIM4_ETR: 2
|
|
TIMX_IC1: 14
|
|
PE1:
|
|
LCD_SEG37: 11
|
|
TIM11_CH1: 3
|
|
TIMX_IC2: 14
|
|
PE10:
|
|
TIM2_CH2: 1
|
|
TIMX_IC3: 14
|
|
PE11:
|
|
TIM2_CH3: 1
|
|
TIMX_IC4: 14
|
|
PE12:
|
|
SPI1_NSS: 5
|
|
TIM2_CH4: 1
|
|
TIMX_IC1: 14
|
|
PE13:
|
|
SPI1_SCK: 5
|
|
TIMX_IC2: 14
|
|
PE14:
|
|
SPI1_MISO: 5
|
|
TIMX_IC3: 14
|
|
PE15:
|
|
SPI1_MOSI: 5
|
|
TIMX_IC4: 14
|
|
PE2:
|
|
LCD_SEG38: 11
|
|
SYS_TRACECK: 0
|
|
TIM3_ETR: 2
|
|
TIMX_IC3: 14
|
|
PE3:
|
|
LCD_SEG39: 11
|
|
SYS_TRACED0: 0
|
|
TIM3_CH1: 2
|
|
TIMX_IC4: 14
|
|
PE4:
|
|
SYS_TRACED1: 0
|
|
TIM3_CH2: 2
|
|
TIMX_IC1: 14
|
|
PE5:
|
|
SYS_TRACED2: 0
|
|
TIM9_CH1: 3
|
|
TIMX_IC2: 14
|
|
PE6:
|
|
SYS_TRACED3: 0
|
|
SYS_WKUP3: 0
|
|
TIM9_CH2: 3
|
|
TIMX_IC3: 14
|
|
PE7:
|
|
TIMX_IC4: 14
|
|
PE8:
|
|
TIMX_IC1: 14
|
|
PE9:
|
|
TIM2_CH1: 1
|
|
TIMX_IC2: 14
|
|
PH0:
|
|
RCC_OSC_IN: 0
|
|
PH1:
|
|
RCC_OSC_OUT: 0
|
|
PH2: {}
|