78 lines
1.9 KiB
YAML
78 lines
1.9 KiB
YAML
block/VREFBUF:
|
|
description: Voltage reference buffer.
|
|
items:
|
|
- name: CSR
|
|
description: control and status register.
|
|
byte_offset: 0
|
|
fieldset: CSR
|
|
- name: CCR
|
|
description: calibration control register.
|
|
byte_offset: 4
|
|
fieldset: CCR
|
|
fieldset/CCR:
|
|
description: calibration control register.
|
|
fields:
|
|
- name: TRIM
|
|
description: Trimming code.
|
|
bit_offset: 0
|
|
bit_size: 6
|
|
fieldset/CSR:
|
|
description: control and status register.
|
|
fields:
|
|
- name: ENVR
|
|
description: Voltage reference buffer mode enable.
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
enum: ENVR
|
|
- name: HIZ
|
|
description: High impedance mode.
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
enum: HIZ
|
|
- name: VRS
|
|
description: Voltage reference scale.
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
enum: VRS
|
|
- name: VRR
|
|
description: Voltage reference buffer ready.
|
|
bit_offset: 3
|
|
bit_size: 1
|
|
enum: VRR
|
|
enum/ENVR:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Disabled
|
|
description: Internal voltage reference mode disable (external voltage reference mode).
|
|
value: 0
|
|
- name: Enabled
|
|
description: Internal voltage reference mode (reference buffer enable or hold mode) enable.
|
|
value: 1
|
|
enum/HIZ:
|
|
bit_size: 1
|
|
variants:
|
|
- name: Connected
|
|
description: VREF+ pin is internally connected to the voltage reference buffer output.
|
|
value: 0
|
|
- name: HighZ
|
|
description: VREF+ pin is high impedance.
|
|
value: 1
|
|
enum/VRR:
|
|
bit_size: 1
|
|
variants:
|
|
- name: NotReady
|
|
description: The voltage reference buffer output is not ready.
|
|
value: 0
|
|
- name: Ready
|
|
description: The voltage reference buffer output reached the requested level.
|
|
value: 1
|
|
enum/VRS:
|
|
bit_size: 1
|
|
variants:
|
|
- name: V2_048
|
|
description: Voltage reference set to VREF_OUT1 (around 2.048 V).
|
|
value: 0
|
|
- name: V2_5
|
|
description: Voltage reference set to VREF_OUT2 (around 2.5 V).
|
|
value: 1
|