77 lines
1.7 KiB
YAML
77 lines
1.7 KiB
YAML
block/WWDG:
|
|
description: Window watchdog
|
|
items:
|
|
- name: CR
|
|
description: Control register
|
|
byte_offset: 0
|
|
fieldset: CR
|
|
- name: CFR
|
|
description: Configuration register
|
|
byte_offset: 4
|
|
fieldset: CFR
|
|
- name: SR
|
|
description: Status register
|
|
byte_offset: 8
|
|
fieldset: SR
|
|
fieldset/CFR:
|
|
description: Configuration register
|
|
fields:
|
|
- name: W
|
|
description: 7-bit window value
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: EWI
|
|
description: Early wakeup interrupt
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: WDGTB
|
|
description: Timer base
|
|
bit_offset: 11
|
|
bit_size: 3
|
|
enum: WDGTB
|
|
fieldset/CR:
|
|
description: Control register
|
|
fields:
|
|
- name: T
|
|
description: 7-bit counter (MSB to LSB)
|
|
bit_offset: 0
|
|
bit_size: 7
|
|
- name: WDGA
|
|
description: Activation bit (true is enabled, false is disabled)
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
fieldset/SR:
|
|
description: Status register
|
|
fields:
|
|
- name: EWIF
|
|
description: Early wakeup interrupt flag
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
enum/WDGTB:
|
|
bit_size: 3
|
|
variants:
|
|
- name: Div1
|
|
description: Counter clock (PCLK1 div 4096) div 1
|
|
value: 0
|
|
- name: Div2
|
|
description: Counter clock (PCLK1 div 4096) div 2
|
|
value: 1
|
|
- name: Div4
|
|
description: Counter clock (PCLK1 div 4096) div 4
|
|
value: 2
|
|
- name: Div8
|
|
description: Counter clock (PCLK1 div 4096) div 8
|
|
value: 3
|
|
- name: Div16
|
|
description: Counter clock (PCLK1 div 4096) div 16
|
|
value: 4
|
|
- name: Div32
|
|
description: Counter clock (PCLK1 div 4096) div 32
|
|
value: 5
|
|
- name: Div64
|
|
description: Counter clock (PCLK1 div 4096) div 64
|
|
value: 6
|
|
- name: Div128
|
|
description: Counter clock (PCLK1 div 4096) div 128
|
|
value: 7
|