304 lines
6.9 KiB
YAML
304 lines
6.9 KiB
YAML
---
|
|
block/FLASH:
|
|
description: FLASH
|
|
items:
|
|
- name: ACR
|
|
description: Flash access control register
|
|
byte_offset: 0
|
|
fieldset: ACR
|
|
- name: KEYR
|
|
description: Flash key register
|
|
byte_offset: 4
|
|
access: Write
|
|
fieldset: KEYR
|
|
- name: OPTKEYR
|
|
description: Flash option key register
|
|
byte_offset: 8
|
|
access: Write
|
|
fieldset: OPTKEYR
|
|
- name: SR
|
|
description: Status register
|
|
byte_offset: 12
|
|
fieldset: SR
|
|
- name: CR
|
|
description: Control register
|
|
byte_offset: 16
|
|
fieldset: CR
|
|
- name: OPTCR
|
|
description: Flash option control register
|
|
byte_offset: 20
|
|
fieldset: OPTCR
|
|
- name: OPTCR1
|
|
description: Flash option control register 1
|
|
byte_offset: 24
|
|
fieldset: OPTCR1
|
|
- name: OPTCR2
|
|
description: Flash option control register
|
|
byte_offset: 28
|
|
fieldset: OPTCR2
|
|
fieldset/ACR:
|
|
description: Flash access control register
|
|
fields:
|
|
- name: LATENCY
|
|
description: Latency
|
|
bit_offset: 0
|
|
bit_size: 4
|
|
enum: LATENCY
|
|
- name: PRFTEN
|
|
description: Prefetch enable
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: ARTEN
|
|
description: ART Accelerator Enable
|
|
bit_offset: 9
|
|
bit_size: 1
|
|
- name: ARTRST
|
|
description: ART Accelerator reset
|
|
bit_offset: 11
|
|
bit_size: 1
|
|
fieldset/CR:
|
|
description: Control register
|
|
fields:
|
|
- name: PG
|
|
description: Programming
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: SER
|
|
description: Sector Erase
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: MER
|
|
description: Mass Erase of sectors 0 to 11
|
|
bit_offset: 2
|
|
bit_size: 1
|
|
- name: SNB
|
|
description: Sector number
|
|
bit_offset: 3
|
|
bit_size: 4
|
|
- name: PSIZE
|
|
description: Program size
|
|
bit_offset: 8
|
|
bit_size: 2
|
|
enum: PSIZE
|
|
- name: STRT
|
|
description: Start
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
- name: EOPIE
|
|
description: End of operation interrupt enable
|
|
bit_offset: 24
|
|
bit_size: 1
|
|
- name: ERRIE
|
|
description: Error interrupt enable
|
|
bit_offset: 25
|
|
bit_size: 1
|
|
- name: RDERRIE
|
|
description: PCROP error interrupt enable
|
|
bit_offset: 26
|
|
bit_size: 1
|
|
- name: LOCK
|
|
description: Lock
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/KEYR:
|
|
description: Flash key register
|
|
fields:
|
|
- name: KEY
|
|
description: FPEC key
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/OPTCR:
|
|
description: Flash option control register
|
|
fields:
|
|
- name: OPTLOCK
|
|
description: Option lock
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: OPTSTRT
|
|
description: Option start
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: BOR_LEV
|
|
description: BOR reset Level
|
|
bit_offset: 2
|
|
bit_size: 2
|
|
- name: WWDG_SW
|
|
description: User option bytes
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: IWDG_SW
|
|
description: WDG_SW User option bytes
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: nRST_STOP
|
|
description: nRST_STOP User option bytes
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: nRST_STDBY
|
|
description: nRST_STDBY User option bytes
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: RDP
|
|
description: Read protect
|
|
bit_offset: 8
|
|
bit_size: 8
|
|
- name: nWRP
|
|
description: Not write protect
|
|
bit_offset: 16
|
|
bit_size: 8
|
|
- name: nDBOOT
|
|
description: Dual Boot mode (valid only when nDBANK=0)
|
|
bit_offset: 28
|
|
bit_size: 1
|
|
- name: nDBANK
|
|
description: Not dual bank mode
|
|
bit_offset: 29
|
|
bit_size: 1
|
|
- name: IWDG_STDBY
|
|
description: Independent watchdog counter freeze in standby mode
|
|
bit_offset: 30
|
|
bit_size: 1
|
|
- name: IWDG_STOP
|
|
description: Independent watchdog counter freeze in Stop mode
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/OPTCR1:
|
|
description: Flash option control register 1
|
|
fields:
|
|
- name: BOOT_ADD0
|
|
description: Boot base address when Boot pin =0
|
|
bit_offset: 0
|
|
bit_size: 16
|
|
- name: BOOT_ADD1
|
|
description: Boot base address when Boot pin =1
|
|
bit_offset: 16
|
|
bit_size: 16
|
|
fieldset/OPTCR2:
|
|
description: Flash option control register
|
|
fields:
|
|
- name: PCROPi
|
|
description: PCROP option byte
|
|
bit_offset: 0
|
|
bit_size: 8
|
|
- name: PCROP_RDP
|
|
description: PCROP zone preserved when RDP level decreased
|
|
bit_offset: 31
|
|
bit_size: 1
|
|
fieldset/OPTKEYR:
|
|
description: Flash option key register
|
|
fields:
|
|
- name: OPTKEYR
|
|
description: Option byte key
|
|
bit_offset: 0
|
|
bit_size: 32
|
|
fieldset/SR:
|
|
description: Status register
|
|
fields:
|
|
- name: EOP
|
|
description: End of operation
|
|
bit_offset: 0
|
|
bit_size: 1
|
|
- name: OPERR
|
|
description: Operation error
|
|
bit_offset: 1
|
|
bit_size: 1
|
|
- name: WRPERR
|
|
description: Write protection error
|
|
bit_offset: 4
|
|
bit_size: 1
|
|
- name: PGAERR
|
|
description: Programming alignment error
|
|
bit_offset: 5
|
|
bit_size: 1
|
|
- name: PGPERR
|
|
description: Programming parallelism error
|
|
bit_offset: 6
|
|
bit_size: 1
|
|
- name: ERSERR
|
|
description: Erase Sequence Error
|
|
bit_offset: 7
|
|
bit_size: 1
|
|
- name: RDERR
|
|
description: RDERR
|
|
bit_offset: 8
|
|
bit_size: 1
|
|
- name: BSY
|
|
description: Busy
|
|
bit_offset: 16
|
|
bit_size: 1
|
|
enum/ARTRST:
|
|
bit_size: 1
|
|
variants:
|
|
- name: NotReset
|
|
description: Accelerator is not reset
|
|
value: 0
|
|
- name: Reset
|
|
description: Accelerator is reset
|
|
value: 1
|
|
enum/LATENCY:
|
|
bit_size: 4
|
|
variants:
|
|
- name: WS0
|
|
description: 0 wait states
|
|
value: 0
|
|
- name: WS1
|
|
description: 1 wait states
|
|
value: 1
|
|
- name: WS2
|
|
description: 2 wait states
|
|
value: 2
|
|
- name: WS3
|
|
description: 3 wait states
|
|
value: 3
|
|
- name: WS4
|
|
description: 4 wait states
|
|
value: 4
|
|
- name: WS5
|
|
description: 5 wait states
|
|
value: 5
|
|
- name: WS6
|
|
description: 6 wait states
|
|
value: 6
|
|
- name: WS7
|
|
description: 7 wait states
|
|
value: 7
|
|
- name: WS8
|
|
description: 8 wait states
|
|
value: 8
|
|
- name: WS9
|
|
description: 9 wait states
|
|
value: 9
|
|
- name: WS10
|
|
description: 10 wait states
|
|
value: 10
|
|
- name: WS11
|
|
description: 11 wait states
|
|
value: 11
|
|
- name: WS12
|
|
description: 12 wait states
|
|
value: 12
|
|
- name: WS13
|
|
description: 13 wait states
|
|
value: 13
|
|
- name: WS14
|
|
description: 14 wait states
|
|
value: 14
|
|
- name: WS15
|
|
description: 15 wait states
|
|
value: 15
|
|
enum/PSIZE:
|
|
bit_size: 2
|
|
variants:
|
|
- name: PSIZE8
|
|
description: Program x8
|
|
value: 0
|
|
- name: PSIZE16
|
|
description: Program x16
|
|
value: 1
|
|
- name: PSIZE32
|
|
description: Program x32
|
|
value: 2
|
|
- name: PSIZE64
|
|
description: Program x64
|
|
value: 3
|