guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
stm32-data/data/registers/fsmc_v1x3.yaml
Dario Nieuwenhuis 0d958def0e chiptool fmt.
2023-06-28 22:22:17 +02:00

434 lines
10 KiB
YAML
Raw Blame History

---
block/FSMC:
description: Flexible static memory controller
items:
- name: BCR
description: SRAM/NOR-Flash chip-select control register 1-4
array:
len: 4
stride: 8
byte_offset: 0
fieldset: BCR
- name: BTR
description: SRAM/NOR-Flash chip-select timing register 1-4
array:
len: 4
stride: 8
byte_offset: 4
fieldset: BTR
- name: PCR
description: PC Card/NAND Flash control register 2-4
array:
len: 3
stride: 32
byte_offset: 96
fieldset: PCR
- name: SR
description: FIFO status and interrupt register 2-4
array:
len: 3
stride: 32
byte_offset: 100
fieldset: SR
- name: PMEM
description: Common memory space timing register 2-4
array:
len: 3
stride: 32
byte_offset: 104
fieldset: PMEM
- name: PATT
description: Attribute memory space timing register 2-4
array:
len: 3
stride: 32
byte_offset: 108
fieldset: PATT
- name: ECCR
description: ECC result register 2-3
array:
len: 2
stride: 32
byte_offset: 116
access: Read
fieldset: ECCR
- name: PIO4
description: I/O space timing register 4
byte_offset: 176
fieldset: PIO4
- name: BWTR
description: SRAM/NOR-Flash write timing registers 1-4
array:
len: 4
stride: 8
byte_offset: 260
fieldset: BWTR
fieldset/BCR:
description: SRAM/NOR-Flash chip-select control register
fields:
- name: MBKEN
description: Memory bank enable bit
bit_offset: 0
bit_size: 1
- name: MUXEN
description: Address/data multiplexing enable bit
bit_offset: 1
bit_size: 1
- name: MTYP
description: Memory type
bit_offset: 2
bit_size: 2
enum: MTYP
- name: MWID
description: Memory data bus width
bit_offset: 4
bit_size: 2
enum: MWID
- name: FACCEN
description: Flash access enable
bit_offset: 6
bit_size: 1
- name: BURSTEN
description: Burst enable bit
bit_offset: 8
bit_size: 1
- name: WAITPOL
description: Wait signal polarity bit
bit_offset: 9
bit_size: 1
enum: WAITPOL
- name: WRAPMOD
description: WRAPMOD
bit_offset: 10
bit_size: 1
- name: WAITCFG
description: Wait timing configuration
bit_offset: 11
bit_size: 1
enum: WAITCFG
- name: WREN
description: Write enable bit
bit_offset: 12
bit_size: 1
- name: WAITEN
description: Wait enable bit
bit_offset: 13
bit_size: 1
- name: EXTMOD
description: Extended mode enable
bit_offset: 14
bit_size: 1
- name: ASYNCWAIT
description: Wait signal during asynchronous transfers
bit_offset: 15
bit_size: 1
- name: CPSIZE
description: CRAM page size
bit_offset: 16
bit_size: 3
enum: CPSIZE
- name: CBURSTRW
description: Write burst enable
bit_offset: 19
bit_size: 1
fieldset/BTR:
description: SRAM/NOR-Flash chip-select timing register
fields:
- name: ADDSET
description: Address setup phase duration
bit_offset: 0
bit_size: 4
- name: ADDHLD
description: Address-hold phase duration
bit_offset: 4
bit_size: 4
- name: DATAST
description: Data-phase duration
bit_offset: 8
bit_size: 8
- name: BUSTURN
description: Bus turnaround phase duration
bit_offset: 16
bit_size: 4
- name: CLKDIV
description: Clock divide ratio (for FMC_CLK signal)
bit_offset: 20
bit_size: 4
- name: DATLAT
description: Data latency for synchronous memory
bit_offset: 24
bit_size: 4
- name: ACCMOD
description: Access mode
bit_offset: 28
bit_size: 2
enum: ACCMOD
fieldset/BWTR:
description: SRAM/NOR-Flash write timing registers
fields:
- name: ADDSET
description: Address setup phase duration
bit_offset: 0
bit_size: 4
- name: ADDHLD
description: Address-hold phase duration
bit_offset: 4
bit_size: 4
- name: DATAST
description: Data-phase duration
bit_offset: 8
bit_size: 8
- name: BUSTURN
description: Bus turnaround phase duration
bit_offset: 16
bit_size: 4
- name: ACCMOD
description: Access mode
bit_offset: 28
bit_size: 2
enum: ACCMOD
fieldset/ECCR:
description: ECC result register
fields:
- name: ECC
description: ECC computation result value
bit_offset: 0
bit_size: 32
fieldset/PATT:
description: Attribute memory space timing register
fields:
- name: ATTSET
description: Attribute memory setup time
bit_offset: 0
bit_size: 8
- name: ATTWAIT
description: Attribute memory wait time
bit_offset: 8
bit_size: 8
- name: ATTHOLD
description: Attribute memory hold time
bit_offset: 16
bit_size: 8
- name: ATTHIZ
description: Attribute memory data bus Hi-Z time
bit_offset: 24
bit_size: 8
fieldset/PCR:
description: PC Card/NAND Flash control register
fields:
- name: PWAITEN
description: Wait feature enable bit
bit_offset: 1
bit_size: 1
- name: PBKEN
description: NAND Flash memory bank enable bit
bit_offset: 2
bit_size: 1
- name: PTYP
description: Memory type
bit_offset: 3
bit_size: 1
enum: PTYP
- name: PWID
description: Data bus width
bit_offset: 4
bit_size: 2
enum: PWID
- name: ECCEN
description: ECC computation logic enable bit
bit_offset: 6
bit_size: 1
- name: TCLR
description: CLE to RE delay
bit_offset: 9
bit_size: 4
- name: TAR
description: ALE to RE delay
bit_offset: 13
bit_size: 4
- name: ECCPS
description: ECC page size
bit_offset: 17
bit_size: 3
enum: ECCPS
fieldset/PIO4:
description: I/O space timing register 4
fields:
- name: IOSETx
description: IOSETx
bit_offset: 0
bit_size: 8
- name: IOWAITx
description: IOWAITx
bit_offset: 8
bit_size: 8
- name: IOHOLDx
description: IOHOLDx
bit_offset: 16
bit_size: 8
- name: IOHIZx
description: IOHIZx
bit_offset: 24
bit_size: 8
fieldset/PMEM:
description: Common memory space timing register
fields:
- name: MEMSET
description: Common memory x setup time
bit_offset: 0
bit_size: 8
- name: MEMWAIT
description: Common memory wait time
bit_offset: 8
bit_size: 8
- name: MEMHOLD
description: Common memory hold time
bit_offset: 16
bit_size: 8
- name: MEMHIZ
description: Common memory x data bus Hi-Z time
bit_offset: 24
bit_size: 8
fieldset/SR:
description: FIFO status and interrupt register
fields:
- name: IRS
description: Interrupt rising edge status
bit_offset: 0
bit_size: 1
- name: ILS
description: Interrupt high-level status
bit_offset: 1
bit_size: 1
- name: IFS
description: Interrupt falling edge status
bit_offset: 2
bit_size: 1
- name: IREN
description: Interrupt rising edge detection enable bit
bit_offset: 3
bit_size: 1
- name: ILEN
description: Interrupt high-level detection enable bit
bit_offset: 4
bit_size: 1
- name: IFEN
description: Interrupt falling edge detection enable bit
bit_offset: 5
bit_size: 1
- name: FEMPT
description: FIFO empty status
bit_offset: 6
bit_size: 1
enum/ACCMOD:
bit_size: 2
variants:
- name: A
description: Access mode A
value: 0
- name: B
description: Access mode B
value: 1
- name: C
description: Access mode C
value: 2
- name: D
description: Access mode D
value: 3
enum/CPSIZE:
bit_size: 3
variants:
- name: NoBurstSplit
description: No burst split when crossing page boundary
value: 0
- name: Bytes128
description: 128 bytes CRAM page size
value: 1
- name: Bytes256
description: 256 bytes CRAM page size
value: 2
- name: Bytes512
description: 512 bytes CRAM page size
value: 3
- name: Bytes1024
description: 1024 bytes CRAM page size
value: 4
enum/ECCPS:
bit_size: 3
variants:
- name: Bytes256
description: ECC page size 256 bytes
value: 0
- name: Bytes512
description: ECC page size 512 bytes
value: 1
- name: Bytes1024
description: ECC page size 1024 bytes
value: 2
- name: Bytes2048
description: ECC page size 2048 bytes
value: 3
- name: Bytes4096
description: ECC page size 4096 bytes
value: 4
- name: Bytes8192
description: ECC page size 8192 bytes
value: 5
enum/MTYP:
bit_size: 2
variants:
- name: SRAM
description: SRAM memory type
value: 0
- name: PSRAM
description: PSRAM (CRAM) memory type
value: 1
- name: Flash
description: NOR Flash/OneNAND Flash
value: 2
enum/MWID:
bit_size: 2
variants:
- name: Bits8
description: Memory data bus width 8 bits
value: 0
- name: Bits16
description: Memory data bus width 16 bits
value: 1
- name: Bits32
description: Memory data bus width 32 bits
value: 2
enum/PTYP:
bit_size: 1
variants:
- name: NANDFlash
description: NAND Flash
value: 1
enum/PWID:
bit_size: 2
variants:
- name: Bits8
description: External memory device width 8 bits
value: 0
- name: Bits16
description: External memory device width 16 bits
value: 1
enum/WAITCFG:
bit_size: 1
variants:
- name: BeforeWaitState
description: NWAIT signal is active one data cycle before wait state
value: 0
- name: DuringWaitState
description: NWAIT signal is active during wait state
value: 1
enum/WAITPOL:
bit_size: 1
variants:
- name: ActiveLow
description: NWAIT active low
value: 0
- name: ActiveHigh
description: NWAIT active high
value: 1
Reference in New Issue View Git Blame Copy Permalink