Daehyeok Mun
|
697ff5ff6e
|
Support STM32G4 ADC peripheral
|
2023-09-03 21:19:35 -07:00 |
|
ExplodingWaffle
|
82f8d72be7
|
add ucpd
|
2023-09-01 15:59:29 +01:00 |
|
Dominik Sliwa
|
6b2f2c3ac3
|
split H7 flash for stm32h7a3/b3/b0 chips
|
2023-08-18 22:13:58 +02:00 |
|
Don Reilly
|
7b0a28e989
|
fixed missing edge case
|
2023-08-09 10:34:10 -05:00 |
|
Don Reilly
|
f4e0487ae5
|
map all (most?) edge cases of ADC
|
2023-08-08 15:15:36 -05:00 |
|
Don Reilly
|
42273a7f02
|
rework f3 series rcc take 2
|
2023-08-07 14:38:22 -05:00 |
|
Don Reilly
|
5953194935
|
cleaning up mess after fixing headers.rs
|
2023-08-05 22:14:32 -05:00 |
|
Don Reilly
|
0a3e4c2052
|
remove unneccessary paranthesis
|
2023-08-05 18:31:18 -05:00 |
|
Don Reilly
|
39d4db37fe
|
get common registers for adc12(34)
|
2023-08-05 18:27:00 -05:00 |
|
xoviat
|
6bbb04dd90
|
spi: fix stm32f479
|
2023-08-04 19:00:04 -05:00 |
|
xoviat
|
0ac0a44bb0
|
lptim: consolidate and add for stm32wb
|
2023-08-03 20:28:33 -05:00 |
|
Dario Nieuwenhuis
|
1f8ab493e0
|
Fix missing RNG interrupt in many chips.
|
2023-07-31 01:25:09 +02:00 |
|
Tyler Gilbert
|
170ecab8cb
|
Fix Issue #225.
The STM32U5 uses the same CRS peripheral as the L0, G0, and G4 products. This adds the association of the CRS v1 peripheral to the U5 CRS registers.
|
2023-07-30 08:37:22 -05:00 |
|
JuliDi
|
0bc6cd3536
|
add aditf5_v3_1 ADC
|
2023-07-25 12:32:24 +02:00 |
|
Dario Nieuwenhuis
|
9d536f55a8
|
Merge pull request #221 from xoviat/adc
adc: add f3
|
2023-07-22 15:42:34 +00:00 |
|
JuliDi
|
57ccc6a59b
|
add DAC v3
|
2023-07-22 16:25:15 +02:00 |
|
xoviat
|
feb4f685ed
|
adc: add f3
|
2023-07-11 21:10:08 -05:00 |
|
Dario Nieuwenhuis
|
0ad838d889
|
Merge pull request #213 from xoviat/hrtim
hrtim: add common registers and v2
|
2023-07-08 08:40:13 +00:00 |
|
Dario Nieuwenhuis
|
793aeb9289
|
Merge pull request #209 from JcBernack/rng-update
update RNG registers and mapping
|
2023-07-07 15:24:57 +00:00 |
|
Dario Nieuwenhuis
|
d54274df23
|
Merge pull request #216 from xoviat/fdcan
add fdcan
|
2023-07-07 14:53:43 +00:00 |
|
xoviat
|
1e9103cd22
|
fdcan: add registers
|
2023-07-04 13:04:54 -05:00 |
|
xoviat
|
39ac6fe76e
|
hrtim: fix version
|
2023-07-02 15:30:43 -05:00 |
|
xoviat
|
c496da8628
|
hrtim/v2: add registers
|
2023-07-02 14:13:46 -05:00 |
|
xoviat
|
32f14c91a6
|
hrtim: add v1.1
|
2023-07-02 13:47:53 -05:00 |
|
Dario Nieuwenhuis
|
6cc7497a33
|
Update chiptool, makes PAC generation repeatable.
|
2023-07-02 15:42:12 +02:00 |
|
xoviat
|
c7e4df5ef1
|
data-gen: add some yaml validation
|
2023-07-01 17:18:40 -05:00 |
|
Jan Christoph Bernack
|
fc5867835f
|
select RNG version based on family
|
2023-07-01 03:40:43 +02:00 |
|
Jan Christoph Bernack
|
f1b05d243d
|
update RNG registers and mapping
|
2023-06-30 17:44:07 +02:00 |
|
Dario Nieuwenhuis
|
0b37690ca9
|
Update chiptool.
|
2023-06-29 01:12:05 +02:00 |
|
Dario Nieuwenhuis
|
eac1dc7600
|
Fix unused mut.
|
2023-06-29 01:00:03 +02:00 |
|
Dario Nieuwenhuis
|
883442f2ad
|
Switch to bender CI
|
2023-06-28 17:44:05 +02:00 |
|
Kevin Lannen
|
efc220eb38
|
CRS: Use L0 CRS definitions for G0 and G4
Comparing the register definitions these peripherals are identical.
|
2023-06-20 09:48:09 -06:00 |
|
Dario Nieuwenhuis
|
2dd3ecfc70
|
Update chiptool (reg access is now safe, creating regs from raw ptrs is unsafe)
|
2023-06-19 02:39:00 +02:00 |
|
Dario Nieuwenhuis
|
19f5df6144
|
Merge pull request #193 from xoviat/can
can: skip duplicate interrupt in f107
|
2023-06-18 10:43:41 +00:00 |
|
xoviat
|
e388dcebe7
|
can: fix missing interrupts
|
2023-06-17 19:13:00 -05:00 |
|
Catherine
|
20034cc19a
|
Add support for DAC in STM32F3x that only have a single DAC.
|
2023-06-16 22:47:18 +00:00 |
|
Dario Nieuwenhuis
|
5116bfd481
|
Merge pull request #196 from cbruiz/fix/STM32F410-SPI
Update chips.rs to include perimap for SPI in STM32F410 MCUs
|
2023-06-14 22:10:30 +00:00 |
|
Dario Nieuwenhuis
|
ebb83dd7bd
|
Merge pull request #188 from xoviat/hrtim
add hrtim
|
2023-06-14 22:06:37 +00:00 |
|
Carlos Barrales
|
ca3022869a
|
Update chips.rs to include perimap for SPI in STM32F410 MCUs
+ SPI perimap for spi2s1_v2_4_Cube
|
2023-06-15 00:00:04 +02:00 |
|
Max Ekman
|
e7aa553dc1
|
fix(sai): remove unused v3
|
2023-05-29 20:43:24 +02:00 |
|
Max Ekman
|
beb8e9ec29
|
feat(sai): add complete peripherals
|
2023-05-29 20:43:24 +02:00 |
|
Dario Nieuwenhuis
|
64846c91ba
|
usart: merge lpuart, add over8, add presc.
|
2023-05-02 02:43:43 +02:00 |
|
Dario Nieuwenhuis
|
e19240e3d3
|
Merge pull request #187 from xoviat/fmac
add fmac
|
2023-05-01 09:42:53 +00:00 |
|
Dömötör Gulyás
|
e866b74038
|
add STM32G4 flash to perimap
|
2023-04-30 21:05:37 -04:00 |
|
xoviat
|
58e92e0670
|
add hrtim
|
2023-04-30 18:01:50 -05:00 |
|
xoviat
|
42c351e6c8
|
add fmac
|
2023-04-22 23:27:18 -05:00 |
|
xoviat
|
f4116916fd
|
i2s: prefix pin name with i2s
|
2023-04-21 18:45:46 -05:00 |
|
xoviat
|
a30f40f2e6
|
i2s: add pins to spi peripheral
|
2023-04-20 17:30:12 -05:00 |
|
Andres O. Vela
|
d3ceb62f26
|
Added missing I2C IP version to perimap
Fixes I2C2 peripheral for the following chips:
- STM32F072C(8-B)Tx
- STM32F098CCUx
- STM32F098CCTx
- STM32F091C(B-C)Ux
- STM32F091C(B-C)Tx
- STM32F078VBTx
- STM32F078VBHx
- STM32F091V(B-C)Tx
- STM32F098VCTx
- STM32F078CBYx
- STM32F098VCHx
- STM32F091RCYx
- STM32F098RCYx
- STM32F072V(8-B)Hx
- STM32F098RCTx
- STM32F072RBHx
- STM32F078RBTx
- STM32F072R(8-B)Tx
- STM32F091R(B-C)Tx
- STM32F091RCHx
- STM32F071V(8-B)Hx
- STM32F078CBTx
- STM32F071CBYx
- STM32F072V(8-B)Tx
- STM32F098RCHx
- STM32F072RBIx
- STM32F091VCHx
- STM32F072CBYx
- STM32F078RBHx
- STM32F072C(8-B)Ux
- STM32F071V(8-B)Tx
- STM32F078CBUx
- STM32F071RBTx
- STM32F071C(8-B)Ux
- STM32F030RCTx
- STM32F070RBTx
- STM32F071C(8-B)Tx
- STM32F030CCTx
- STM32F070CBTx
|
2023-04-14 16:18:05 +02:00 |
|
Dario Nieuwenhuis
|
3602377251
|
gpdma: fix channel count for h5.
|
2023-04-10 16:00:21 +02:00 |
|