xoviat
|
b9a89a1851
|
rcc: cleanup variants and rename ahb -> clk
|
2023-10-15 18:01:50 -05:00 |
|
xoviat
|
8b8686a852
|
rcc: more mux and enum cleanup
|
2023-10-15 10:37:36 -05:00 |
|
xoviat
|
5d51e3b706
|
rcc: add more mux data
|
2023-10-14 17:20:25 -05:00 |
|
Dario Nieuwenhuis
|
e89b8cfc30
|
rcc: add PLL enums.
|
2023-10-09 02:44:42 +02:00 |
|
Dario Nieuwenhuis
|
86fb0cfc2f
|
chiptool fmt.
|
2023-09-16 02:34:03 +02:00 |
|
Daehyeok Mun
|
697ff5ff6e
|
Support STM32G4 ADC peripheral
|
2023-09-03 21:19:35 -07:00 |
|
Dario Nieuwenhuis
|
0d958def0e
|
chiptool fmt.
|
2023-06-28 22:22:17 +02:00 |
|
Kevin Lannen
|
a1189407f7
|
STM32G4: Add enum for CLK48SEL
|
2023-06-19 16:26:48 -06:00 |
|
Rasmus Melchior Jacobsen
|
d4b22d1434
|
Use PPRE enum for PPRE2 in G4
|
2023-05-25 16:08:29 +02:00 |
|
Dömötör Gulyás
|
048712a48d
|
add enums to STM32G4 Flash/RCC register YAMLs
|
2023-05-07 20:32:58 -04:00 |
|
Dario Nieuwenhuis
|
78c43e0dba
|
rcc: fix QSPIEN vs QUADSPIEN reg names.
|
2023-03-27 12:17:47 +02:00 |
|
Dario Nieuwenhuis
|
c2804abc9a
|
rcc: fix inconsistent naming.
|
2022-02-14 02:07:08 +01:00 |
|
Dario Nieuwenhuis
|
6af9f2c0d1
|
Add RCC for F3, F7, G4, H7AB, L1, L5, WB*, WL5, WLE
|
2021-08-19 19:13:30 +02:00 |
|