xoviat
|
ab12bb45b1
|
sort pins to avoid diff
|
2023-10-05 19:08:51 -05:00 |
|
xoviat
|
06d13dfd24
|
Merge pull request #267 from oll3/tamp_block
add TAMP register block for g0, g4, l5, u5 and wl
|
2023-10-02 21:00:10 +00:00 |
|
Dario Nieuwenhuis
|
4baa9a0079
|
Merge pull request #265 from xoviat/sel
rcc: pipe through sel mux and generate ir
|
2023-10-02 20:40:01 +00:00 |
|
xoviat
|
92ae3d5870
|
optimize hashset gen.
|
2023-10-01 13:44:30 -05:00 |
|
xoviat
|
4a893c37da
|
add man impl. pin signals
|
2023-10-01 13:28:31 -05:00 |
|
xoviat
|
8ee2862086
|
Merge pull request #254 from JuliDi/dont-remove-analogswitch-pins
Handle "_C" pins
|
2023-09-30 15:28:30 +00:00 |
|
xoviat
|
7ddfef6034
|
Merge branch 'main' of https://github.com/embassy-rs/stm32-data into sel
|
2023-09-29 18:22:19 -05:00 |
|
xoviat
|
e36d73af66
|
Merge branch 'main' of https://github.com/embassy-rs/stm32-data into sbs
|
2023-09-28 18:52:19 -05:00 |
|
xoviat
|
97a4fb22b2
|
rename sbs to syscfg
|
2023-09-28 18:50:30 -05:00 |
|
xoviat
|
0041cf976c
|
opamp: add f3 and g4
|
2023-09-28 18:32:30 -05:00 |
|
xoviat
|
1b39301d8c
|
Merge branch 'master' into lptim-basic
|
2023-09-27 21:09:34 -05:00 |
|
Olle Sandberg
|
e7de675353
|
add TAMP register block for g0, g4, l5, u5 and wl
|
2023-09-27 07:35:27 +02:00 |
|
xoviat
|
d63a20e69b
|
Merge branch 'main' of https://github.com/embassy-rs/stm32-data into sel
|
2023-09-26 20:20:38 -05:00 |
|
Dario Nieuwenhuis
|
bdbf126746
|
flash: set for all l0 chips.
|
2023-09-26 05:06:10 +02:00 |
|
xoviat
|
1595920962
|
rcc: pipe through sel mux
|
2023-09-25 19:26:46 -05:00 |
|
xoviat
|
b99b81e3ad
|
Merge branch 'main' of https://github.com/embassy-rs/stm32-data into rtc
|
2023-09-25 15:59:32 -05:00 |
|
xoviat
|
604ea4029c
|
generate rccperipheral for rtc
|
2023-09-25 15:57:52 -05:00 |
|
Dario Nieuwenhuis
|
4f83d5d9cf
|
pwr: add f0, f1.
|
2023-09-25 00:27:32 +02:00 |
|
Dario Nieuwenhuis
|
2f97514774
|
pwr: add all VOS enums.
|
2023-09-18 02:57:23 +02:00 |
|
Dario Nieuwenhuis
|
43c1e7b3be
|
Add STM32WBA support.
|
2023-09-16 02:34:03 +02:00 |
|
xoviat
|
c3548f2b7a
|
add pwr l0
|
2023-09-14 17:10:04 -05:00 |
|
JuliDi
|
4484603dbd
|
first working state with bad sorting
|
2023-09-14 16:26:53 +02:00 |
|
xoviat
|
4e6a74f69c
|
Merge pull request #252 from xoviat/adc-g4
g4: fix rcc adc generation and cleanup enums
|
2023-09-11 21:08:12 +00:00 |
|
xoviat
|
d71fac77e6
|
g4: fix rcc adc generation
|
2023-09-11 15:55:53 -05:00 |
|
xoviat
|
b37cec1e73
|
Merge pull request #251 from xoviat/sdmmc
u5: add sdmmc
|
2023-09-10 19:08:48 +00:00 |
|
xoviat
|
539d2dd7fe
|
u5: add sdmmc
|
2023-09-10 14:05:55 -05:00 |
|
xoviat
|
85e6808094
|
Merge pull request #241 from ExplodingWaffle/main
Add UCPD
|
2023-09-10 18:24:38 +00:00 |
|
xoviat
|
bbff2b9e6b
|
Merge pull request #249 from andresv/add-aes
Add AES registers
|
2023-09-10 18:19:31 +00:00 |
|
Andres Vahter
|
5236cc71ce
|
chips: add AES entries to perimap
|
2023-09-07 23:08:54 +03:00 |
|
Olle Sandberg
|
9c71725bf2
|
Support STM32WL5x ADC peripheral
|
2023-09-05 12:22:56 +02:00 |
|
Olle Sandberg
|
ab99fff0af
|
Support STM32WLEx ADC peripheral
Use adc_g0 since very similar to the WLE one.
|
2023-09-05 11:59:10 +02:00 |
|
Daehyeok Mun
|
697ff5ff6e
|
Support STM32G4 ADC peripheral
|
2023-09-03 21:19:35 -07:00 |
|
ExplodingWaffle
|
82f8d72be7
|
add ucpd
|
2023-09-01 15:59:29 +01:00 |
|
Dominik Sliwa
|
6b2f2c3ac3
|
split H7 flash for stm32h7a3/b3/b0 chips
|
2023-08-18 22:13:58 +02:00 |
|
Don Reilly
|
7b0a28e989
|
fixed missing edge case
|
2023-08-09 10:34:10 -05:00 |
|
Don Reilly
|
f4e0487ae5
|
map all (most?) edge cases of ADC
|
2023-08-08 15:15:36 -05:00 |
|
Don Reilly
|
42273a7f02
|
rework f3 series rcc take 2
|
2023-08-07 14:38:22 -05:00 |
|
Don Reilly
|
5953194935
|
cleaning up mess after fixing headers.rs
|
2023-08-05 22:14:32 -05:00 |
|
Don Reilly
|
0a3e4c2052
|
remove unneccessary paranthesis
|
2023-08-05 18:31:18 -05:00 |
|
Don Reilly
|
39d4db37fe
|
get common registers for adc12(34)
|
2023-08-05 18:27:00 -05:00 |
|
xoviat
|
6bbb04dd90
|
spi: fix stm32f479
|
2023-08-04 19:00:04 -05:00 |
|
xoviat
|
0ac0a44bb0
|
lptim: consolidate and add for stm32wb
|
2023-08-03 20:28:33 -05:00 |
|
Dario Nieuwenhuis
|
1f8ab493e0
|
Fix missing RNG interrupt in many chips.
|
2023-07-31 01:25:09 +02:00 |
|
Tyler Gilbert
|
170ecab8cb
|
Fix Issue #225.
The STM32U5 uses the same CRS peripheral as the L0, G0, and G4 products. This adds the association of the CRS v1 peripheral to the U5 CRS registers.
|
2023-07-30 08:37:22 -05:00 |
|
JuliDi
|
0bc6cd3536
|
add aditf5_v3_1 ADC
|
2023-07-25 12:32:24 +02:00 |
|
Dario Nieuwenhuis
|
9d536f55a8
|
Merge pull request #221 from xoviat/adc
adc: add f3
|
2023-07-22 15:42:34 +00:00 |
|
JuliDi
|
57ccc6a59b
|
add DAC v3
|
2023-07-22 16:25:15 +02:00 |
|
xoviat
|
feb4f685ed
|
adc: add f3
|
2023-07-11 21:10:08 -05:00 |
|
Dario Nieuwenhuis
|
0ad838d889
|
Merge pull request #213 from xoviat/hrtim
hrtim: add common registers and v2
|
2023-07-08 08:40:13 +00:00 |
|
Dario Nieuwenhuis
|
793aeb9289
|
Merge pull request #209 from JcBernack/rng-update
update RNG registers and mapping
|
2023-07-07 15:24:57 +00:00 |
|