xoviat
|
aa5e909e11
|
rcc: more enum cleanup
|
2023-10-13 20:54:24 -05:00 |
|
xoviat
|
c4cd46927d
|
rcc: rename h5 clock enum variants and add check
|
2023-10-12 20:48:35 -05:00 |
|
xoviat
|
421c595a13
|
rcc: lower reg data
|
2023-10-08 18:05:16 -05:00 |
|
xoviat
|
61c9f8c691
|
rcc: fix mux determinism
|
2023-10-08 15:43:06 -05:00 |
|
xoviat
|
1595920962
|
rcc: pipe through sel mux
|
2023-09-25 19:26:46 -05:00 |
|
xoviat
|
604ea4029c
|
generate rccperipheral for rtc
|
2023-09-25 15:57:52 -05:00 |
|
xoviat
|
d71fac77e6
|
g4: fix rcc adc generation
|
2023-09-11 15:55:53 -05:00 |
|
Don Reilly
|
7b0a28e989
|
fixed missing edge case
|
2023-08-09 10:34:10 -05:00 |
|
Don Reilly
|
f4e0487ae5
|
map all (most?) edge cases of ADC
|
2023-08-08 15:15:36 -05:00 |
|
Dario Nieuwenhuis
|
b96d1bddd3
|
Add H5, and newer U5s.
|
2023-03-27 12:17:53 +02:00 |
|
Dario Nieuwenhuis
|
a2333b8afb
|
New repo structure: includes stm32-metapac, doesn't commit generated files.
|
2023-03-20 01:56:23 +01:00 |
|