22 Commits

Author SHA1 Message Date
eZio Pan
24b62ea85d make address of registers show as hex 2024-02-25 22:24:22 +01:00
Dario Nieuwenhuis
87b06bac89 rcc: separate fields for bus and kernel clock. 2024-02-16 01:07:41 +01:00
eZio Pan
5907efbaf2 update chiptool 2024-02-15 20:42:08 +01:00
eZio Pan
8c4122d7c6 remove clippy warning and error from genrated files. 2024-02-15 23:39:08 +08:00
eZio Pan
d20904a208 refactor with clippy 2023-12-24 19:07:32 +08:00
xoviat
69706e61e4 macros: handle one enum field 2023-11-06 18:01:39 -06:00
xoviat
b9efaf36d8 add stop mode rcc data 2023-11-05 15:52:50 -06:00
xoviat
916fa6f760 use new enum debug macro 2023-11-05 14:47:25 -06:00
xoviat
8a09bbb62c rcc: more cleanup 2023-10-13 22:20:18 -05:00
xoviat
fc4881f7b5 metapac-gen: sort ir 2023-10-13 21:52:35 -05:00
xoviat
ee8e8c82dc gen: pretty print ir 2023-10-08 14:46:58 -05:00
xoviat
23f9d9b236 metapac: allow runtime inspection of ir types 2023-09-29 18:21:03 -05:00
xoviat
38619f8b99 metapac: generate ir 2023-09-26 20:20:28 -05:00
xoviat
1595920962 rcc: pipe through sel mux 2023-09-25 19:26:46 -05:00
Dario Nieuwenhuis
2dd3ecfc70 Update chiptool (reg access is now safe, creating regs from raw ptrs is unsafe) 2023-06-19 02:39:00 +02:00
Rasmus Melchior Jacobsen
8019b4f48f Re-add WRITE_SIZE as it seems to be the same for all regions 2023-03-25 14:24:21 +01:00
Rasmus Melchior Jacobsen
aa9cda492d Remove custom otp memory kind 2023-03-25 12:44:41 +01:00
Rasmus Melchior Jacobsen
ba962b3ca1 Support multiple flash regions, including OTP 2023-03-25 05:46:16 +01:00
JackN
8e0515dc04 Fix clippy lints 2023-03-23 08:51:03 -04:00
JackN
6ed3e9d688 Device::nvic_priority_bits as an `Option<u8> 2023-03-22 17:26:38 -04:00
JackN
9c8ef4b931 Add NVIC_PRIO_BITS to data and metapac 2023-03-22 14:18:37 -04:00
Dario Nieuwenhuis
a2333b8afb New repo structure: includes stm32-metapac, doesn't commit generated files. 2023-03-20 01:56:23 +01:00