guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
135 Commits 1 Branch 0 Tags
Commit Graph

61 Commits

Author SHA1 Message Date
Dominik Boehi
481e607977 Add IPCC peripheral to STM32WB55 2021-06-21 19:13:24 +02:00
Dominik Boehi
454854d527 Add EXTI for STM32WB55 2021-06-21 19:12:00 +02:00
Dario Nieuwenhuis
77d4ae203b Add DBGMCU for all chips 2021-06-21 01:27:36 +02:00
Ulf Lilleengen
3ef6421aa8 Add more peripherals for wl5x 2021-06-16 16:07:00 +02:00
Ulf Lilleengen
d4fad162ac Add support for parsing dual core chips 
This modifies the chip format to include an array of cores, and within
each core the interrupts and peripherals for that core.
 2021-06-16 15:10:02 +02:00
Bob McWhirter
6cdfc6c1e8 Better parsing around ADC_COMMON base addr. 2021-06-14 11:43:48 -04:00
Dario Nieuwenhuis
e478047c78 Merge pull request #45 from embassy-rs/eth-v2 
Eth v2
 2021-06-13 20:54:17 +02:00
Dario Nieuwenhuis
8e71f3da8e Merge pull request #44 from Tiwalun/stm32wb55-support 
Add RCC and SYSCFG for STM32WB55
 2021-06-11 22:46:34 +02:00
Dominik Boehi
6c872019d0 Add RCC and SYSCFG for STM32WB55 2021-06-11 22:36:40 +02:00
Thales Fragoso
e3cc9b041c Add a single yaml for eth_v2 2021-06-11 00:15:56 -03:00
Bob McWhirter
b7c071aa71 Clean up a bit. 2021-06-10 10:38:02 -04:00
Bob McWhirter
fc64e88b92 Extract ADCv3 (arrayification is not possible, slight diffs in field widths) 
Extract ADC_COMMON
Create framework for extra synthetic hand-crafted peripherals.
Add VREFINTCAL reg/block/peripheral for STM32L4+.
 2021-06-10 10:38:02 -04:00
Bob McWhirter
23fed4339b ADC v3 attempt #2. 2021-06-10 10:37:32 -04:00
Dario Nieuwenhuis
4837bee5df Remove reference to nonexistent rcc_h7ab 2021-06-10 03:00:05 +02:00
Bob McWhirter
0619fbc974 Add another regexp for DAC. 2021-06-08 15:04:58 -04:00
Ulf Lilleengen
fe163b5ab1 Add missing SPI6 clock for all H7 family 2021-06-08 16:49:51 +02:00
Ulf Lilleengen
f31ba7bfcb Separate block for H7AB 2021-06-03 15:43:21 +02:00
Ulf Lilleengen
18a99a3a3b Add RCC register for STM32F4 and STM32L4 
Register block based in STM32F427ZI and STM32L4R9.

Use bool for reset registers.

Define clock mapping for RNG peripherals. There are no 1 <-> 1 mapping
of RNG peripheral to clock in the Cubedb sources. The mapping will
pre-select the clock source for RNG for now.
 2021-06-03 11:33:24 +02:00
Bob McWhirter
2ae079edfe Adjust parse.py to emit peri-specific pin information. 2021-06-02 12:09:12 -04:00
Bob McWhirter
42a302668e Dig around for DAC pin assignments. 2021-06-01 12:01:38 -04:00
Dario Nieuwenhuis
c433eb4d47 Make sure core is always a single string 2021-05-31 03:20:41 +02:00
Dario Nieuwenhuis
635ec692e5 Merge pull request #34 from lulf/stm32l0-spi 
Add SPIv2 block to STM32l0
 2021-05-28 17:18:49 +02:00
Dario Nieuwenhuis
b511ab77e9 Merge pull request #32 from lulf/add-dbgmcu-and-crs 
Add DBGMCU for L0 and CRS from headers
 2021-05-28 00:11:10 +02:00
Bob McWhirter
fa888988bf Re-parse for DAC v2. 2021-05-27 16:17:01 -04:00
Ulf Lilleengen
52bc9ebf70 Add SPIv2 block to STM32l0 2021-05-27 12:44:29 +02:00
Ulf Lilleengen
25caa7875b Add DBGMCU for L0 and CRS from headers 2021-05-26 15:17:55 +02:00
Dario Nieuwenhuis
af753d9906 Merge pull request #31 from bobmcwhirter/i2c_v1 
I2c v1
 2021-05-25 16:57:38 +02:00
Bob McWhirter
93bc88b3f5 Parse with i2c_v1 perimap. 2021-05-25 10:55:31 -04:00
Thales Fragoso
c312a29c51 Match all timers to GP16 timer 2021-05-22 22:00:44 -03:00
Thales Fragoso
84b6d351dc Add H7 DBGMCU 2021-05-21 19:55:56 -03:00
Thales Fragoso
97fe75e96f parse.py: re-match block when parsing FLASH 2021-05-21 19:55:56 -03:00
Thales Fragoso
52bf4debf5 Add perimap for H7 flash 2021-05-21 19:55:56 -03:00
Thales Fragoso
080776057c Add FLASH to parse.py 2021-05-21 19:55:56 -03:00
Thales Fragoso
15bc0b7340 H7: Add FLASH and PWR 2021-05-21 19:55:56 -03:00
Thales Fragoso
4199b328ee Add H7 RCC 2021-05-21 19:55:55 -03:00
Bob McWhirter
a9e2682450 Add peri-map for i2c v2 2021-05-21 13:49:08 -04:00
Ulf Lilleengen
2ff87b75ce Add RCC register block for STM32L0 2021-05-20 13:26:25 +02:00
Dario Nieuwenhuis
da67ddf088 Merge pull request #25 from lulf/stm32l0-syscfg 
Add SYSCFG register mapping for stm32l0 family
 2021-05-19 11:22:33 +02:00
Ulf Lilleengen
a942bdfbad Add SYSCFG register mapping for stm32l0 family 2021-05-19 10:31:58 +02:00
Bob McWhirter
455c0b2480 Add another peri-map entry for more H7s. 2021-05-17 10:58:37 -04:00
Bob McWhirter
250efb6c47 Regen SPIv3 chips (H7). 2021-05-17 09:40:54 -04:00
Bob McWhirter
4900d3daec Add SPI v1 peri-map. 2021-05-13 15:08:42 -04:00
Bob McWhirter
7a31dcef54 Start parsing RCC clock tree. 
Extract clocks into the chip yaml where possible.
 2021-05-11 15:20:58 -04:00
Bob McWhirter
4d3509c50a Add SPIv2 peri map. 2021-05-11 09:51:37 -04:00
Dario Nieuwenhuis
36726eab2f Add DMA 2021-05-10 01:19:37 +02:00
Thales Fragoso
74ab5e93c8 Implement h7 syscfg 2021-05-08 00:43:48 -03:00
Thales Fragoso
68e612afd6 Hand implement removeprefix and removesuffix to use older python versions 2021-05-08 00:40:53 -03:00
Thales Fragoso
8202642b61 Initial sdmmc_v2 support 2021-05-05 23:22:40 -03:00
Dario Nieuwenhuis
d2a4cd6aca Format python 2021-05-06 02:37:31 +02:00
Dario Nieuwenhuis
cfc4e2167e Add version to exti 2021-05-06 02:36:46 +02:00