xoviat
|
feec3c1617
|
opamp: add other pins for f3 and g4
|
2023-10-03 20:38:38 -05:00 |
|
xoviat
|
06d13dfd24
|
Merge pull request #267 from oll3/tamp_block
add TAMP register block for g0, g4, l5, u5 and wl
|
2023-10-02 21:00:10 +00:00 |
|
xoviat
|
4a893c37da
|
add man impl. pin signals
|
2023-10-01 13:28:31 -05:00 |
|
Olle Sandberg
|
e7de675353
|
add TAMP register block for g0, g4, l5, u5 and wl
|
2023-09-27 07:35:27 +02:00 |
|
Don Reilly
|
51371cb835
|
add vrefintcal for f3
|
2023-08-05 22:23:05 -05:00 |
|
Dario Nieuwenhuis
|
5365ea053a
|
split "magic" block string into an object, so consumers don't have to do tricky parsing.
|
2022-02-07 23:12:40 +01:00 |
|
Dario Nieuwenhuis
|
48fdf50203
|
Change peripherals from dict to array
|
2022-02-07 02:05:30 +01:00 |
|
Bob McWhirter
|
c511da9664
|
And WB55 VREFINT.
|
2021-06-14 11:56:04 -04:00 |
|
Bob McWhirter
|
dea6d819dd
|
Add VREFINT for STM32L4 family and reparse.
|
2021-06-14 11:43:49 -04:00 |
|
Bob McWhirter
|
fc64e88b92
|
Extract ADCv3 (arrayification is not possible, slight diffs in field widths)
Extract ADC_COMMON
Create framework for extra synthetic hand-crafted peripherals.
Add VREFINTCAL reg/block/peripheral for STM32L4+.
|
2021-06-10 10:38:02 -04:00 |
|