adc/f3: cleanup enums
This commit is contained in:
parent
51371cb835
commit
f427d49566
@ -23,22 +23,21 @@ fieldset/CSR:
|
|||||||
description: Master ADC ready
|
description: Master ADC ready
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: ADRDY
|
|
||||||
- name: EOSMP_MST
|
- name: EOSMP_MST
|
||||||
description: End of sampling phase flag of the master ADC
|
description: End of sampling phase flag of the master ADC
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOSMP
|
enum: ENDED
|
||||||
- name: EOC_MST
|
- name: EOC_MST
|
||||||
description: End of regular conversion of the master ADC
|
description: End of regular conversion of the master ADC
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOC
|
enum: ENDED
|
||||||
- name: EOS_MST
|
- name: EOS_MST
|
||||||
description: End of regular sequence flag of the master ADC
|
description: End of regular sequence flag of the master ADC
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOS
|
enum: ENDED
|
||||||
- name: OVR_MST
|
- name: OVR_MST
|
||||||
description: Overrun flag of the master ADC
|
description: Overrun flag of the master ADC
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
@ -48,12 +47,12 @@ fieldset/CSR:
|
|||||||
description: End of injected conversion of the master ADC
|
description: End of injected conversion of the master ADC
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: JEOC
|
enum: ENDED
|
||||||
- name: JEOS
|
- name: JEOS
|
||||||
description: End of injected sequence flag of the master ADC
|
description: End of injected sequence flag of the master ADC
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: JEOS
|
enum: ENDED
|
||||||
- name: AWD1_MST
|
- name: AWD1_MST
|
||||||
description: Analog watchdog 1 flag of the master ADC
|
description: Analog watchdog 1 flag of the master ADC
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
@ -78,22 +77,21 @@ fieldset/CSR:
|
|||||||
description: Slave ADC ready
|
description: Slave ADC ready
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: ADRDY
|
|
||||||
- name: EOSMP_SLV
|
- name: EOSMP_SLV
|
||||||
description: End of sampling phase flag of the slave ADC
|
description: End of sampling phase flag of the slave ADC
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOSMP
|
enum: ENDED
|
||||||
- name: EOC_SLV
|
- name: EOC_SLV
|
||||||
description: End of regular conversion of the slave ADC
|
description: End of regular conversion of the slave ADC
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOC
|
enum: ENDED
|
||||||
- name: EOS_SLV
|
- name: EOS_SLV
|
||||||
description: End of regular sequence flag of the slave ADC
|
description: End of regular sequence flag of the slave ADC
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: EOS
|
enum: ENDED
|
||||||
- name: OVR_SLV
|
- name: OVR_SLV
|
||||||
description: Overrun flag of the slave ADC
|
description: Overrun flag of the slave ADC
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
@ -103,12 +101,12 @@ fieldset/CSR:
|
|||||||
description: End of injected conversion of the slave ADC
|
description: End of injected conversion of the slave ADC
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: JEOC
|
enum: ENDED
|
||||||
- name: JEOS_SLV
|
- name: JEOS_SLV
|
||||||
description: End of injected sequence flag of the slave ADC
|
description: End of injected sequence flag of the slave ADC
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: JEOS
|
enum: ENDED
|
||||||
- name: AWD1_SLV
|
- name: AWD1_SLV
|
||||||
description: Analog watchdog 1 flag of the slave ADC
|
description: Analog watchdog 1 flag of the slave ADC
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
@ -160,17 +158,14 @@ fieldset/CCR:
|
|||||||
description: VREFINT enable
|
description: VREFINT enable
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: VREFEN
|
|
||||||
- name: TSEN
|
- name: TSEN
|
||||||
description: Temperature sensor enable
|
description: Temperature sensor enable
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: TSEN
|
|
||||||
- name: VBATEN
|
- name: VBATEN
|
||||||
description: VBAT enable
|
description: VBAT enable
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: VBATEN
|
|
||||||
fieldset/CDR:
|
fieldset/CDR:
|
||||||
description: ADC common regular data register for dual and triple modes
|
description: ADC common regular data register for dual and triple modes
|
||||||
fields:
|
fields:
|
||||||
@ -182,46 +177,16 @@ fieldset/CDR:
|
|||||||
description: Regular data of the master ADC
|
description: Regular data of the master ADC
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
enum/ADRDY:
|
enum/ENDED:
|
||||||
description: ADC ready
|
description: End of operation
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotReady
|
|
||||||
value: 0
|
|
||||||
description: ADC is not ready to start conversion
|
|
||||||
- name: Ready
|
|
||||||
value: 1
|
|
||||||
description: ADC is ready to start conversion
|
|
||||||
enum/EOSMP:
|
|
||||||
description: End of sampling flag
|
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
- name: NotEnded
|
- name: NotEnded
|
||||||
value: 0
|
value: 0
|
||||||
description: Conversion is not ended
|
description: Operation is not ended
|
||||||
- name: Ended
|
- name: Ended
|
||||||
value: 1
|
value: 1
|
||||||
description: Conversion is ended
|
description: Operation is ended
|
||||||
enum/EOC:
|
|
||||||
description: End of regular conversion
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotEnded
|
|
||||||
value: 0
|
|
||||||
description: Regular conversion is not complete
|
|
||||||
- name: Ended
|
|
||||||
value: 1
|
|
||||||
description: Regular conversion complete
|
|
||||||
enum/EOS:
|
|
||||||
description: End of regular sequence flag
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotEnded
|
|
||||||
value: 0
|
|
||||||
description: Regular sequence is not complete
|
|
||||||
- name: Ended
|
|
||||||
value: 1
|
|
||||||
description: Regular sequence complete
|
|
||||||
enum/OVR:
|
enum/OVR:
|
||||||
description: Overrun flag
|
description: Overrun flag
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -232,26 +197,6 @@ enum/OVR:
|
|||||||
- name: Overrun
|
- name: Overrun
|
||||||
value: 1
|
value: 1
|
||||||
description: Overrun occurred
|
description: Overrun occurred
|
||||||
enum/JEOC:
|
|
||||||
description: End of injected conversion flag
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotEnded
|
|
||||||
value: 0
|
|
||||||
description: Injected conversion is not complete
|
|
||||||
- name: Ended
|
|
||||||
value: 1
|
|
||||||
description: Injected conversion complete
|
|
||||||
enum/JEOS:
|
|
||||||
description: End of injected sequence flag
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotEnded
|
|
||||||
value: 0
|
|
||||||
description: Injected sequence is not complete
|
|
||||||
- name: Ended
|
|
||||||
value: 1
|
|
||||||
description: Injected sequence complete
|
|
||||||
enum/AWD:
|
enum/AWD:
|
||||||
description: Analog watchdog flag
|
description: Analog watchdog flag
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
@ -339,37 +284,3 @@ enum/CKMODE:
|
|||||||
- name: SyncDiv4
|
- name: SyncDiv4
|
||||||
value: 3
|
value: 3
|
||||||
description: Use AHB clock rcc_hclk3 divided by 4.
|
description: Use AHB clock rcc_hclk3 divided by 4.
|
||||||
enum/VREFEN:
|
|
||||||
description: VREFINT enable
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: Disabled
|
|
||||||
value: 0
|
|
||||||
description: VREFINT channel disabled
|
|
||||||
- name: Enabled
|
|
||||||
value: 1
|
|
||||||
description: VREFINT channel enabled
|
|
||||||
enum/TSEN:
|
|
||||||
description: Temperature sensor enable
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: Disabled
|
|
||||||
value: 0
|
|
||||||
description: Temperature sensor channel disabled
|
|
||||||
- name: Enabled
|
|
||||||
value: 1
|
|
||||||
description: Temperature sensor channel enabled
|
|
||||||
enum/VBATEN:
|
|
||||||
description: VBAT enable
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: Disabled
|
|
||||||
value: 0
|
|
||||||
description: VBAT channel disabled
|
|
||||||
- name: Enabled
|
|
||||||
value: 1
|
|
||||||
description: VBAT channel enabled
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
Loading…
x
Reference in New Issue
Block a user