guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

gen: pretty print ir

Browse Source
This commit is contained in:
xoviat 2023-10-08 14:46:58 -05:00
parent a7bf7f02d1
commit ee8e8c82dc
1 changed files with 13 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
stm32-metapac-gen/src/lib.rs
View File

@ -345,14 +345,7 @@ impl Gen {
use crate::metadata::ir::*; use crate::metadata::ir::*;
pub(crate) static REGISTERS: IR = {}; pub(crate) static REGISTERS: IR = {};
", ",
stringify(&ir) stringify(&ir),
.replace("Register(", "BlockItemInner::Register(")
.replace("Block(", "BlockItemInner::Block(")
.replace("Regular(", "Array::Regular(")
.replace("Cursed(", "Array::Cursed(")
.replace("Read,", "Access::Read,")
.replace("Write,", "Access::Write,")
.replace("ReadAccess::Write,", "Access::ReadWrite,"),
) )
.unwrap(); .unwrap();
@ -394,14 +387,22 @@ impl Gen {
} }
fn stringify<T: Debug>(metadata: T) -> String { fn stringify<T: Debug>(metadata: T) -> String {
let mut metadata = format!("{:?}", metadata); let mut metadata = format!("{:#?}", metadata);
if metadata.starts_with('[') { if metadata.starts_with('[') {
metadata = format!("&{}", metadata); metadata = format!("&{}", metadata);
} }
metadata = metadata.replace(": [", ": &[");
metadata = metadata.replace("kind: Ram", "kind: MemoryRegionKind::Ram");
metadata = metadata.replace("kind: Flash", "kind: MemoryRegionKind::Flash");
metadata metadata
.replace(": [", ": &[")
.replace("kind: Ram", "kind: MemoryRegionKind::Ram")
.replace("kind: Flash", "kind: MemoryRegionKind::Flash")
.replace("Register(", "BlockItemInner::Register(")
.replace("Block(", "BlockItemInner::Block(")
.replace("Regular(", "Array::Regular(")
.replace("Cursed(", "Array::Cursed(")
.replace("Read,", "Access::Read,")
.replace("Write,", "Access::Write,")
.replace("ReadAccess::Write,", "Access::ReadWrite,")
} }
fn gen_opts() -> generate::Options { fn gen_opts() -> generate::Options {