Merge pull request #130 from chemicstry/sdio_fix2
Unify SDMMC v1 and v2 register names
This commit is contained in:
commit
ca8f4b3e0d
@ -10,79 +10,67 @@ block/SDMMC:
|
|||||||
description: SDI clock control register
|
description: SDI clock control register
|
||||||
byte_offset: 4
|
byte_offset: 4
|
||||||
fieldset: CLKCR
|
fieldset: CLKCR
|
||||||
- name: ARG
|
- name: ARGR
|
||||||
description: argument register
|
description: argument register
|
||||||
byte_offset: 8
|
byte_offset: 8
|
||||||
fieldset: ARG
|
fieldset: ARGR
|
||||||
- name: CMD
|
- name: CMDR
|
||||||
description: command register
|
description: command register
|
||||||
byte_offset: 12
|
byte_offset: 12
|
||||||
fieldset: CMD
|
fieldset: CMDR
|
||||||
- name: RESPCMD
|
- name: RESPCMDR
|
||||||
description: command response register
|
description: command response register
|
||||||
byte_offset: 16
|
byte_offset: 16
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: RESPCMD
|
fieldset: RESPCMDR
|
||||||
- name: RESP1
|
- name: RESPR
|
||||||
description: response 1..4 register
|
description: response 1..4 register
|
||||||
|
array:
|
||||||
|
len: 4
|
||||||
|
stride: 4
|
||||||
byte_offset: 20
|
byte_offset: 20
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: RESP1
|
fieldset: RESP1R
|
||||||
- name: RESP2
|
|
||||||
description: response 1..4 register
|
|
||||||
byte_offset: 24
|
|
||||||
access: Read
|
|
||||||
fieldset: RESP2
|
|
||||||
- name: RESP3
|
|
||||||
description: response 1..4 register
|
|
||||||
byte_offset: 28
|
|
||||||
access: Read
|
|
||||||
fieldset: RESP3
|
|
||||||
- name: RESP4
|
|
||||||
description: response 1..4 register
|
|
||||||
byte_offset: 32
|
|
||||||
access: Read
|
|
||||||
fieldset: RESP4
|
|
||||||
- name: DTIMER
|
- name: DTIMER
|
||||||
description: data timer register
|
description: data timer register
|
||||||
byte_offset: 36
|
byte_offset: 36
|
||||||
fieldset: DTIMER
|
fieldset: DTIMER
|
||||||
- name: DLEN
|
- name: DLENR
|
||||||
description: data length register
|
description: data length register
|
||||||
byte_offset: 40
|
byte_offset: 40
|
||||||
fieldset: DLEN
|
fieldset: DLENR
|
||||||
- name: DCTRL
|
- name: DCTRL
|
||||||
description: data control register
|
description: data control register
|
||||||
byte_offset: 44
|
byte_offset: 44
|
||||||
fieldset: DCTRL
|
fieldset: DCTRL
|
||||||
- name: DCOUNT
|
- name: DCNTR
|
||||||
description: data counter register
|
description: data counter register
|
||||||
byte_offset: 48
|
byte_offset: 48
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: DCOUNT
|
fieldset: DCNTR
|
||||||
- name: STA
|
- name: STAR
|
||||||
description: status register
|
description: status register
|
||||||
byte_offset: 52
|
byte_offset: 52
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: STA
|
fieldset: STAR
|
||||||
- name: ICR
|
- name: ICR
|
||||||
description: interrupt clear register
|
description: interrupt clear register
|
||||||
byte_offset: 56
|
byte_offset: 56
|
||||||
fieldset: ICR
|
fieldset: ICR
|
||||||
- name: MASK
|
- name: MASKR
|
||||||
description: mask register
|
description: mask register
|
||||||
byte_offset: 60
|
byte_offset: 60
|
||||||
fieldset: MASK
|
fieldset: MASKR
|
||||||
- name: FIFOCNT
|
- name: FIFOCNT
|
||||||
description: FIFO counter register
|
description: FIFO counter register
|
||||||
byte_offset: 72
|
byte_offset: 72
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: FIFOCNT
|
fieldset: FIFOCNT
|
||||||
- name: FIFO
|
- name: FIFOR
|
||||||
description: data FIFO register
|
description: data FIFO register
|
||||||
byte_offset: 128
|
byte_offset: 128
|
||||||
fieldset: FIFO
|
fieldset: FIFOR
|
||||||
fieldset/ARG:
|
fieldset/ARGR:
|
||||||
description: argument register
|
description: argument register
|
||||||
fields:
|
fields:
|
||||||
- name: CMDARG
|
- name: CMDARG
|
||||||
@ -120,7 +108,7 @@ fieldset/CLKCR:
|
|||||||
description: HW Flow Control enable
|
description: HW Flow Control enable
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/CMD:
|
fieldset/CMDR:
|
||||||
description: command register
|
description: command register
|
||||||
fields:
|
fields:
|
||||||
- name: CMDINDEX
|
- name: CMDINDEX
|
||||||
@ -147,7 +135,7 @@ fieldset/CMD:
|
|||||||
description: SD I/O suspend command
|
description: SD I/O suspend command
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/DCOUNT:
|
fieldset/DCNTR:
|
||||||
description: data counter register
|
description: data counter register
|
||||||
fields:
|
fields:
|
||||||
- name: DATACOUNT
|
- name: DATACOUNT
|
||||||
@ -193,7 +181,7 @@ fieldset/DCTRL:
|
|||||||
description: SD I/O enable functions
|
description: SD I/O enable functions
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/DLEN:
|
fieldset/DLENR:
|
||||||
description: data length register
|
description: data length register
|
||||||
fields:
|
fields:
|
||||||
- name: DATALENGTH
|
- name: DATALENGTH
|
||||||
@ -207,7 +195,7 @@ fieldset/DTIMER:
|
|||||||
description: Data timeout period
|
description: Data timeout period
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/FIFO:
|
fieldset/FIFOR:
|
||||||
description: data FIFO register
|
description: data FIFO register
|
||||||
fields:
|
fields:
|
||||||
- name: FIFOData
|
- name: FIFOData
|
||||||
@ -268,7 +256,7 @@ fieldset/ICR:
|
|||||||
description: SDIOIT flag clear bit
|
description: SDIOIT flag clear bit
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/MASK:
|
fieldset/MASKR:
|
||||||
description: mask register
|
description: mask register
|
||||||
fields:
|
fields:
|
||||||
- name: CCRCFAILIE
|
- name: CCRCFAILIE
|
||||||
@ -366,54 +354,42 @@ fieldset/POWER:
|
|||||||
description: PWRCTRL
|
description: PWRCTRL
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
fieldset/RESP1:
|
fieldset/RESP1R:
|
||||||
description: response 1..4 register
|
description: response 1..4 register
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS
|
- name: CARDSTATUS
|
||||||
description: see Table 132
|
description: see Table 132
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
array:
|
fieldset/RESP2R:
|
||||||
len: 1
|
|
||||||
stride: 0
|
|
||||||
fieldset/RESP2:
|
|
||||||
description: response 1..4 register
|
description: response 1..4 register
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS
|
- name: CARDSTATUS
|
||||||
description: see Table 132
|
description: see Table 132
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
array:
|
fieldset/RESP3R:
|
||||||
len: 1
|
|
||||||
stride: 0
|
|
||||||
fieldset/RESP3:
|
|
||||||
description: response 1..4 register
|
description: response 1..4 register
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS
|
- name: CARDSTATUS
|
||||||
description: see Table 132
|
description: see Table 132
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
array:
|
fieldset/RESP4R:
|
||||||
len: 1
|
|
||||||
stride: 0
|
|
||||||
fieldset/RESP4:
|
|
||||||
description: response 1..4 register
|
description: response 1..4 register
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS
|
- name: CARDSTATUS
|
||||||
description: see Table 132
|
description: see Table 132
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
array:
|
fieldset/RESPCMDR:
|
||||||
len: 1
|
|
||||||
stride: 0
|
|
||||||
fieldset/RESPCMD:
|
|
||||||
description: command response register
|
description: command response register
|
||||||
fields:
|
fields:
|
||||||
- name: RESPCMD
|
- name: RESPCMD
|
||||||
description: Response command index
|
description: Response command index
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 6
|
bit_size: 6
|
||||||
fieldset/STA:
|
fieldset/STAR:
|
||||||
description: status register
|
description: status register
|
||||||
fields:
|
fields:
|
||||||
- name: CCRCFAIL
|
- name: CCRCFAIL
|
||||||
|
@ -505,28 +505,28 @@ fieldset/POWER:
|
|||||||
fieldset/RESP1R:
|
fieldset/RESP1R:
|
||||||
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS1
|
- name: CARDSTATUS
|
||||||
description: see Table 432
|
description: see Table 432
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/RESP2R:
|
fieldset/RESP2R:
|
||||||
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS2
|
- name: CARDSTATUS
|
||||||
description: see Table404.
|
description: see Table404.
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/RESP3R:
|
fieldset/RESP3R:
|
||||||
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS3
|
- name: CARDSTATUS
|
||||||
description: see Table404.
|
description: see Table404.
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/RESP4R:
|
fieldset/RESP4R:
|
||||||
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
description: "The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response."
|
||||||
fields:
|
fields:
|
||||||
- name: CARDSTATUS4
|
- name: CARDSTATUS
|
||||||
description: see Table404.
|
description: see Table404.
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
|
@ -153,6 +153,7 @@ perimap = [
|
|||||||
('.*:RTC:rtc2_v2_6', ('rtc', 'v2', 'RTC')),
|
('.*:RTC:rtc2_v2_6', ('rtc', 'v2', 'RTC')),
|
||||||
('.*:RTC:rtc2_v2_WB', ('rtc', 'wb', 'RTC')),
|
('.*:RTC:rtc2_v2_WB', ('rtc', 'wb', 'RTC')),
|
||||||
('.*:SAI:sai1_v1_1', ('sai', 'v1', 'SAI')),
|
('.*:SAI:sai1_v1_1', ('sai', 'v1', 'SAI')),
|
||||||
|
('.*:SDIO:sdmmc_v1_2', ('sdmmc', 'v1', 'SDMMC')),
|
||||||
('.*:SDMMC:sdmmc_v1_3', ('sdmmc', 'v1', 'SDMMC')),
|
('.*:SDMMC:sdmmc_v1_3', ('sdmmc', 'v1', 'SDMMC')),
|
||||||
('.*:SPDIFRX:spdifrx1_v1_0', ('spdifrx', 'v1', 'SPDIFRX')),
|
('.*:SPDIFRX:spdifrx1_v1_0', ('spdifrx', 'v1', 'SPDIFRX')),
|
||||||
('.*:USB_OTG_FS:otgfs1_v1_2', ('otgfs', 'v1', 'OTG_FS')),
|
('.*:USB_OTG_FS:otgfs1_v1_2', ('otgfs', 'v1', 'OTG_FS')),
|
||||||
|
Loading…
x
Reference in New Issue
Block a user