guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #201 from cbiffle/g0-syscfg-cfgr1-fix

Browse Source 
G0 SYSCFG: fix PA11/PA12 RMP definitions
This commit is contained in:
Dario Nieuwenhuis 2023-06-28 18:03:41 +02:00 committed by GitHub
commit afa6f1975c
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
data/registers/syscfg_g0.yaml
View File

@ -186,8 +186,12 @@ fieldset/CFGR1:
bit_offset: 0
bit_size: 2
enum: MEM_MODE
- name: PA11_PA12_RMP
description: PA11 and PA12 remapping bit.
- name: PA11_RMP
description: "PA11 pin remapping\r This bit is set and cleared by software. When set, it remaps the PA11 pin to operate as PA9 GPIO port, instead as PA11 GPIO port."
bit_offset: 3
bit_size: 1
- name: PA12_RMP
description: "PA12 pin remapping\r This bit is set and cleared by software. When set, it remaps the PA12 pin to operate as PA10 GPIO port, instead as PA12 GPIO port."
bit_offset: 4
bit_size: 1
- name: IR_POL