chiptool fmt
This commit is contained in:
eZio Pan
parent
a535002553
commit
aa06d3ab90
@ -1,4 +1,3 @@
|
||||
---
|
||||
block/RTC:
|
||||
description: Real-time clock
|
||||
items:
|
||||
@ -36,7 +35,6 @@ block/RTC:
|
||||
byte_offset: 28
|
||||
fieldset: PRIVCR
|
||||
- name: SMCR
|
||||
description:
|
||||
byte_offset: 32
|
||||
fieldset: SMCR
|
||||
- name: WPR
|
||||
@ -452,36 +450,6 @@ fieldset/PRIVCR:
|
||||
description: PRIV
|
||||
bit_offset: 15
|
||||
bit_size: 1
|
||||
fieldset/SMCR:
|
||||
description: RTC secure mode control register
|
||||
fields:
|
||||
- name: ALRDPROT
|
||||
description: Alarm x protection
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
array:
|
||||
len: 2
|
||||
stride: 1
|
||||
- name: WUTDPROT
|
||||
description: Wakeup timer protection
|
||||
bit_offset: 2
|
||||
bit_size: 1
|
||||
- name: TSDPROT
|
||||
description: Timestamp protection
|
||||
bit_offset: 3
|
||||
bit_size: 1
|
||||
- name: CALDPROT
|
||||
description: Shift register, daylight saving, calibration and reference clock protection
|
||||
bit_offset: 13
|
||||
bit_size: 1
|
||||
- name: INITDPROT
|
||||
description: Initialization protection
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
- name: DECPROT
|
||||
description: RTC global protection
|
||||
bit_offset: 15
|
||||
bit_size: 1
|
||||
fieldset/SCR:
|
||||
description: Status clear register
|
||||
fields:
|
||||
@ -524,6 +492,36 @@ fieldset/SHIFTR:
|
||||
description: Add one second
|
||||
bit_offset: 31
|
||||
bit_size: 1
|
||||
fieldset/SMCR:
|
||||
description: RTC secure mode control register
|
||||
fields:
|
||||
- name: ALRDPROT
|
||||
description: Alarm x protection
|
||||
bit_offset: 0
|
||||
bit_size: 1
|
||||
array:
|
||||
len: 2
|
||||
stride: 1
|
||||
- name: WUTDPROT
|
||||
description: Wakeup timer protection
|
||||
bit_offset: 2
|
||||
bit_size: 1
|
||||
- name: TSDPROT
|
||||
description: Timestamp protection
|
||||
bit_offset: 3
|
||||
bit_size: 1
|
||||
- name: CALDPROT
|
||||
description: Shift register, daylight saving, calibration and reference clock protection
|
||||
bit_offset: 13
|
||||
bit_size: 1
|
||||
- name: INITDPROT
|
||||
description: Initialization protection
|
||||
bit_offset: 14
|
||||
bit_size: 1
|
||||
- name: DECPROT
|
||||
description: RTC global protection
|
||||
bit_offset: 15
|
||||
bit_size: 1
|
||||
fieldset/SMISR:
|
||||
description: Secure masked interrupt status register
|
||||
fields:
|
||||
@ -734,10 +732,10 @@ enum/ALRMR_WDSEL:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: DateUnits
|
||||
description: "DU[3:0] represents the date units"
|
||||
description: DU[3:0] represents the date units
|
||||
value: 0
|
||||
- name: WeekDay
|
||||
description: "DU[3:0] represents the week day. DT[1:0] is don’t care."
|
||||
description: DU[3:0] represents the week day. DT[1:0] is don’t care.
|
||||
value: 1
|
||||
enum/AMPM:
|
||||
bit_size: 1
|
||||
@ -767,13 +765,13 @@ enum/CALW16:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: SixteenSeconds
|
||||
description: "When CALW16 is set to ‘1’, the 16-second calibration cycle period is selected.This bit must not be set to ‘1’ if CALW8=1"
|
||||
description: When CALW16 is set to ‘1’, the 16-second calibration cycle period is selected.This bit must not be set to ‘1’ if CALW8=1
|
||||
value: 1
|
||||
enum/CALW8:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: EightSeconds
|
||||
description: "When CALW8 is set to ‘1’, the 8-second calibration cycle period is selected"
|
||||
description: When CALW8 is set to ‘1’, the 8-second calibration cycle period is selected
|
||||
value: 1
|
||||
enum/COSEL:
|
||||
bit_size: 1
|
||||
@ -821,10 +819,10 @@ enum/LPCAL:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: RTCCLK
|
||||
description: "Calibration window is 220 RTCCLK, which is a high-consumption mode. This mode should be set only when less than 32s calibration window is required"
|
||||
description: Calibration window is 220 RTCCLK, which is a high-consumption mode. This mode should be set only when less than 32s calibration window is required
|
||||
value: 0
|
||||
- name: CkApre
|
||||
description: "Calibration window is 220 ck_apre, which is the required configuration for ultra-low consumption mode"
|
||||
description: Calibration window is 220 ck_apre, which is the required configuration for ultra-low consumption mode
|
||||
value: 1
|
||||
enum/OSEL:
|
||||
bit_size: 2
|
||||
@ -845,16 +843,16 @@ enum/POL:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: High
|
||||
description: "The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])"
|
||||
description: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||
value: 0
|
||||
- name: Low
|
||||
description: "The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])"
|
||||
description: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||
value: 1
|
||||
enum/RECALPF:
|
||||
bit_size: 1
|
||||
variants:
|
||||
- name: Pending
|
||||
description: "The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0"
|
||||
description: The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0
|
||||
value: 1
|
||||
enum/REFCKON:
|
||||
bit_size: 1
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user