Merge pull request #207 from cbiffle/gpio-v2-afr-array-docs
gpio_v2: expand docs on AFRx register pair to describe indexing.
This commit is contained in:
commit
a80ddd6acd
@ -37,7 +37,7 @@ block/GPIO:
|
||||
byte_offset: 28
|
||||
fieldset: LCKR
|
||||
- name: AFR
|
||||
description: "GPIO alternate function register (low, high)"
|
||||
description: "GPIO alternate function registers. The register described in the datasheet as AFRL is index 0 in this array, and AFRH is index 1. Note that when operating on AFRH, you need to subtract 8 from any operations on the field array it contains -- the alternate function for pin 9 is at index 1, for instance."
|
||||
array:
|
||||
len: 2
|
||||
stride: 4
|
||||
|
Loading…
x
Reference in New Issue
Block a user